C6416 datasheet(34/134 Pages) TI1

34 / 134 page

SMJ320C6414, SMJ320C6415, SMJ320C6416

FIXEDPOINT DIGITAL SIGNAL PROCESSORS

SGUS050A − JANUARY 2004 − REVISED MARCH 2004

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251−1443

signal groups description (continued)

CLKR1/URADDR2†

Control/Status

CLKX1/URADDR4†

URDATA0

URDATA1

CLKS1/URADDR3†

URADDR1

URADDR0

Receive

URDATA7

URDATA4

URDATA3

URDATA2

URCLAV

URENB

URDATA5

URDATA6

URSOC

URCLK

Clock

Control/Status

Transmit

Clock

FSR1/UXADDR2†

DX1/UXADDR4†

UXDATA0

UXDATA1

FSX1/UXADDR3†

DR1/UXADDR1†

UXADDR0

UXDATA7

UXDATA4

UXDATA3

UXDATA2

UXCLAV

UXENB

UXDATA5

UXDATA6

UXSOC

UXCLK

UTOPIA (SLAVE) [C6415 and C6416 Only]

† For the C6415 and C6416 devices, these UTOPIA pins are MUXed with the McBSP1 peripheral. By default, these signals function as

McBSP1. For more details on these MUXed pins, see the Device Configurations section of this data sheet.

For the C6414 device, these McBSP1 peripheral pins are not MUXed; the C6414 does not support the UTOPIA peripheral.

TOUT0

Timers

TINP0

TOUT1

Timer 1

TINP1

TOUT2

Timer 2

TINP2

Timer 0

Figure 3. Peripheral Signals (Continued)

C6416 Datasheet(PDF) 34 Page - Texas Instruments

C6416 Datasheet(HTML) 34 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL