C6416 datasheet(69/134 Pages) TI1

69 / 134 page

SMJ320C6414, SMJ320C6415, SMJ320C6416

FIXEDPOINT DIGITAL SIGNAL PROCESSORS

SGUS050A − JANUARY 2004 − REVISED MARCH 2004

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251−1443

clock PLL (continued)

Table 32. SMJ320C64x PLL Multiply Factor Options, Clock Frequency Ranges, and Typical Lock Time†‡

GAD PACKAGE − Micro Pin PGA

CLKMODE1

CLKMODE0

CLKMODE

(PLL MULTIPLY

FACTORS)

CLKIN

RANGE

(MHz)

CPU CLOCK

FREQUENCY

RANGE (MHz)

CLKOUT4

RANGE (MHz)

CLKOUT6

RANGE (MHz)

TYPICAL

LOCK TIME

(

µs)§

Bypass (x1)

30−75

7.5−18.8

5−12.5

N/A

30−75

180−450

45−112.5

30−75

x12

30−60

360−720

90−180

60−120

Reserved

−

† These clock frequency range values are applicable to a C64x−60 speed device..

‡ Use external pullup resistors on the CLKMODE pins (CLKMODE1 and CLKMODE0) to set the C64x device to one of the valid PLL multiply clock

modes (x6 or x12). With internal pulldown resistors on the CLKMODE pins (CLKMODE1, CLKMODE0), the default clock mode is x1 (bypass).

§ Under some operating conditions, the maximum PLL lock time may vary by as much as 150% from the specified typical value. For example, if

the typical lock time is specified as 100

µs, the maximum value may be as long as 250 µs.

C6416 Datasheet(PDF) 69 Page - Texas Instruments

C6416 Datasheet(HTML) 69 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL