C6416 datasheet(88/134 Pages) TI1

88 / 134 page

SMJ320C6414, SMJ320C6415, SMJ320C6416

FIXEDPOINT DIGITAL SIGNAL PROCESSORS

SGUS050A − JANUARY 2004 − REVISED MARCH 2004

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251−1443

PROGRAMMABLE SYNCHRONOUS INTERFACE TIMING

timing requirements for programmable synchronous interface cycles for EMIFA module†

(see Figure 24)

NO.

MIN

MAX

UNIT

tsu(EDV-EKOxH)

Setup time, read EDx valid before ECLKOUTx high

th(EKOxH-EDV)

Hold time, read EDx valid after ECLKOUTx high

1.5

† These C64x devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an “A” and all EMIFB signals are prefixed by a

“B”. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix “A” or “B” may be omitted [e.g., the programmable

synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for

EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)].

switching

characteristics

over

recommended

operating

conditions

for

programmable

synchronous interface cycles for EMIFA module†‡ (see Figure 24−Figure 26)

NO.

PARAMETER

MIN

MAX

UNIT

td(EKOxH-CEV)

Delay time, ECLKOUTx high to CEx valid

1.3

4.9

td(EKOxH-BEV)

Delay time, ECLKOUTx high to BEx valid

5.1

td(EKOxH-BEIV)

Delay time, ECLKOUTx high to BEx invalid

1.3

td(EKOxH-EAV)

Delay time, ECLKOUTx high to EAx valid

4.9

td(EKOxH-EAIV)

Delay time, ECLKOUTx high to EAx invalid

1.3

td(EKOxH-ADSV)

Delay time, ECLKOUTx high to SADS/SRE valid

1.3

4.9

td(EKOxH-OEV)

Delay time, ECLKOUTx high to, SOE valid

1.3

4.9

td(EKOxH-EDV)

Delay time, ECLKOUTx high to EDx valid

4.9

td(EKOxH-EDIV)

Delay time, ECLKOUTx high to EDx invalid

1.3

td(EKOxH-WEV)

Delay time, ECLKOUTx high to SWE valid

1.3

4.9

† These C64x devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an “A” and all EMIFB signals are prefixed by a

“B”. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix “A” or “B” may be omitted [e.g., the programmable

synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for

EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)].

‡ The following parameters are programmable via the EMIF CE Space Secondary Control register (CExSEC):

− Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency

− Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency

− CEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, CEx goes inactive after the final command has been issued

(CEEXT = 0). For synchronous FIFO interface with glue, CEx is active when SOE is active (CEEXT = 1).

− Function of SADS/SRE (RENEN): For standard SBSRAM or ZBT SRAM interface, SADS/SRE acts as SADS with deselect cycles

(RENEN = 0). For FIFO interface, SADS/SRE acts as SRE with NO deselect cycles (RENEN = 1).

− Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2

C6416 Datasheet(PDF) 88 Page - Texas Instruments

C6416 Datasheet(HTML) 88 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL