Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

C6416 Datasheet(PDF) 40 Page - Texas Instruments

Part # C6416
Description  FIXD-POINT DIGITAL SIGNAL PROCESSORS
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

C6416 Datasheet(HTML) 40 Page - Texas Instruments

Back Button C6416 Datasheet HTML 36Page - Texas Instruments C6416 Datasheet HTML 37Page - Texas Instruments C6416 Datasheet HTML 38Page - Texas Instruments C6416 Datasheet HTML 39Page - Texas Instruments C6416 Datasheet HTML 40Page - Texas Instruments C6416 Datasheet HTML 41Page - Texas Instruments C6416 Datasheet HTML 42Page - Texas Instruments C6416 Datasheet HTML 43Page - Texas Instruments C6416 Datasheet HTML 44Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 134 page
background image
SMJ320C6414, SMJ320C6415, SMJ320C6416
FIXEDPOINT DIGITAL SIGNAL PROCESSORS
SGUS050A − JANUARY 2004 − REVISED MARCH 2004
40
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251−1443
DEVICE CONFIGURATIONS (CONTINUED)
Table 29. C6414, C6415, and C6416 Device Multiplexed Pins†
MULTIPLEXED PINS
DEFAULT FUNCTION
DEFAULT SETTING
DESCRIPTION
NAME
NO.
DEFAULT FUNCTION
DEFAULT SETTING
DESCRIPTION
CLKOUT4/GP1‡
Y7
CLKOUT4
GP1EN = 0 (disabled)
These pins are software-configurable.
To use these pins as GPIO pins, the
GPxEN bits in the GPIO Enable
CLKOUT6/GP2‡
T10
CLKOUT6
GP2EN = 0 (disabled)
GPxEN bits in the GPIO Enable
Register and the GPxDIR bits in the
GPIO
Direction
Register
must
be
properly configured.
CLKS2/GP8‡
W7
CLKS2
GP8EN = 0 (disabled)
properly configured.
GPxEN = 1: GPx pin enabled
GPxDIR = 0: GPx pin is an input
GPxDIR = 1: GPx pin is an output
GP9/PIDSEL
K6
To use GP[15:9] as GPIO pins, the PCI
needs to be disabled (PCI_EN = 0), the
GP10/PCBE3
L7
To use GP[15:9] as GPIO pins, the PCI
needs to be disabled (PCI_EN = 0), the
GPxEN bits in the GPIO Enable
GP11/PREQ
H6
GPxEN = 0 (disabled)
GPxEN bits in the GPIO Enable
Register and the GPxDIR bits in the
GP12/PGNT
J7
None
GPxEN = 0 (disabled)
PCI_EN = 0 (disabled)†
Register and the GPxDIR bits in the
GPIO
Direction
Register
must
be
properly configured.
GP13/PINTA
G4
None
PCI_EN = 0 (disabled)†
GPIO
Direction
Register
must
be
properly configured.
GPxEN = 1: GPx pin enabled
GP14/PCLK
G5
GPxEN = 1: GPx pin enabled
GPxDIR = 0: GPx pin is an input
GP15/PRST
J8
GPxDIR = 0: GPx pin is an input
GPxDIR = 1: GPx pin is an output
DX1/UXADDR4
Y10
DX1
FSX1/UXADDR3
AA11
FSX1
By default, McBSP1 is enabled upon
FSR1/UXADDR2
AA8
FSR1
UTOPIA_EN (BEA11) = 0
By default, McBSP1 is enabled upon
reset (UTOPIA is disabled).
To enable the UTOPIA peripheral, an
DR1/UXADDR1
V11
DR1
UTOPIA_EN (BEA11) = 0
(disabled)†
reset (UTOPIA is disabled).
To enable the UTOPIA peripheral, an
external pullup resistor (1 k
Ω) must be
CLKX1/URADDR4
T12
CLKX1
(disabled)†
external pullup resistor (1 k
Ω) must be
provided on the BEA11 pin (setting
CLKS1/URADDR3
Y8
CLKS1
provided on the BEA11 pin (setting
UTOPIA_EN = 1 at reset).
CLKR1/URADDR2
AB7
CLKR1
UTOPIA_EN = 1 at reset).
CLKX2/XSP_CLK
W5
CLKX2
DR2/XSP_DI
Y4
DR2
DX2/XSP_DO
R9
DX2
HD[31:0]/AD[31:0]
§
HD[31:0]
HAS/PPAR
N7
HAS
By default, HPI is enabled upon reset
HCNTL1/PDEVSEL
N8
HCNTL1
By default, HPI is enabled upon reset
(PCI is disabled).
HCNTL0/PSTOP
P5
HCNTL0
PCI_EN = 0 (disabled)†
(PCI is disabled).
To enable the PCI peripheral an external
HDS1/PSERR
R5
HDS1
PCI_EN = 0 (disabled)†
To enable the PCI peripheral an external
pullup resistor (1 k
Ω) must be provided
on the PCI_EN pin (setting PCI_EN = 1
HDS2/PCBE1
P6
HDS2
pullup resistor (1 k ) must be provided
on the PCI_EN pin (setting PCI_EN = 1
at reset).
HR/W/PCBE2
N6
HR/W
at reset).
HWWIL/PTRDY
N5
HHWIL (HPI16 only)
HINT/PFRAME
P4
HINT
HCS/PPERR
N9
HCS
HRDY/PIRDY
N4
HRDY
† For the C6415 and C6416 devices, all other standalone UTOPIA and PCI pins are tied-off internally (pins in Hi-Z) when the peripheral is disabled
[UTOPIA_EN (BEA11) = 0 or PCI_EN = 0].
‡ The C6414 device does not support the PCI and UTOPIA peripherals. These are the only multiplexed pins on the C6414 device, all other pins
are standalone peripheral functions and are not MUXed.
§ For the HD[31:0]/AD[31:0] multiplexed pins pin numbers, see the Terminal Functions table.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com