| Electronic Components Datasheet Search |
|
H5GQ2H24AFR-R0C Datasheet(PDF) 140 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
H5GQ2H24AFR-R0C Datasheet(HTML) 140 Page - Hynix Semiconductor |
|
140 / 172 page ![]() This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsability for use of circuits described. No patent licenses are implied. Rev. 1.2 /Nov. 2011 140 H5GQ2H24AFR PARAMETER a, b SYMBOL 6.0Gbps UNIT NOTES MIN MAX NOP/DESELECT commands required upon power-down and self refresh entry tCPDED 4 - tCK Power down exit time tXPN 17 - tCK Miscellaneous Timings MODE REGISTER SET command period tMRD 4 - ns PLL enabled to PLL lock delay tLK 5000 - tCK PLL standby time tSTDBTY TBD - us ax Required time for duty cycle corrector (DCC) tDCC 1300 - tCK DVS voltage stabilization time tVS TBD - us REFRESH to calibration update complete delay tKO - 40 ns Active termination setup time tATS 10 - ns Active termination hold time tATH 10 - ns READ to data out delay in address training mode tADR 0.5*tCK+0 0.5*tCK+ 10 tCK q Address training exit to DQ in ODT state delay tADZ - 0.5*tCK+ 10 ns Vendor ID on tWRIDON - 11 ns Venodr ID off tWRIDOFF - 11 ns enable delay tTSEN 10 - us Table 44. AC Timings (@1.5V) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |