Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

H5GQ2H24AFR-R0C Datasheet(PDF) 141 Page - Hynix Semiconductor

Part # H5GQ2H24AFR-R0C
Description  2Gb (64Mx32) GDDR5 SGRAM
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

H5GQ2H24AFR-R0C Datasheet(HTML) 141 Page - Hynix Semiconductor

Back Button H5GQ2H24AFR-R0C Datasheet HTML 137Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 138Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 139Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 140Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 141Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 142Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 143Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 144Page - Hynix Semiconductor H5GQ2H24AFR-R0C Datasheet HTML 145Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 141 / 172 page
background image
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsability for use of circuits described. No patent licenses are implied.
Rev. 1.2 /Nov. 2011
141
H5GQ2H24AFR
PARAMETER a, b
SYMBOL
5.0Gbps
4.0Gbps
UNIT
NOTES
MIN
MAX
MIN
MAX
CK and WCK Timings
CK Clock cycle time
PLL on
tCK
0.8
212
ns
PLL off
0.8
20
1
20
CK Clock high-level width
tCH
0.470
0.530
0.470
0.530
tCK
C
CK Clock low-level width
tCL
0.470
0.530
0.470
0.530
tCK
C
Min CK Clock half period
tHP
0.470
-
0.470
-
tCK
Max CK Clock frequency with bank groups disabled
fCKBG
-
1250
-
1000
MHz
d
Max CK Clock frequency with bank groups enabled
and tCCDL=3tCK
fCKBG4
-
1250
-
1000
MHz
d
Max CK Clock frequency with WCK2CK alignment
at pins
fCKPIN
-
500
-
500
MHz
e
Max CK Clock frequency in RDQS Mode
fCKRDQS
-
500
-
500
MHz
f
Max CK Clock frequency for device operation with
VREFD2
fCKVREFD2
-
TBD
-
TBD
MHz
g
Max CK Clock frequency for WCK-to-CK
auto synchronization in WCK2CK training mode
fCKAUTOSYNC
-
500
-
500
MHz
h
Max CK Clock frequency for device operation with
Low Frequency Mode enabled
fCKLF
-
500
-
500
MHz
i
WCK Clock cycle time
PLL on
tWCK
0.4
1
0.5
1
ns
j
PLL off
0.4
10
0.5
10
WCK Clock high-level width
tWCKH
0.470
0.530
0.470
0.530
tWCK
k,l
WCK Clock low-level width
tWCKL
0.470
0.530
0.470
0.530
tWCK
k,l
Min WCK Clock half period
tWCKHP
0.470
-
0.470
-
tWCK
Command and Address Input Timings
Command input setup time
tCMDS
0.25
-
0.25
-
ns
m,n
Command input hold time
tCMDH
0.25
-
0.25
-
ns
m,n
Command input pulse width
tCMDPW
0.7
-
0.8
-
ns
m,n,o
Address input setup time
tAS
0.1
-
0.125
-
ns
m,n,p
Address input hold time
tAH
0.1
-
0.125
-
ns
m,n,p
Address input pulse width
tAPW
0.35
-
0.45
-
ns
m,n,o,p
Table 44. AC Timings (@1.5V)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com