| Electronic Components Datasheet Search |
|
TMP89FS60 Datasheet(PDF) 337 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP89FS60 Datasheet(HTML) 337 Page - Toshiba Semiconductor |
|
337 / 410 page ![]() Page 323 TMP89FS60 RA003 Note 1: In using a write instruction in the xxx bus write cycle, make sure that you use a write instruction of more than three machine cycles or arrange write instructions in such a way that they are generated at intervals of three or more machine cycles. If a 16-bit transfer instruction is used or if write instructions are executed at intervals of two machine cycles, the flash memory command sequence will not be transmitted properly, and a malfunction may occur. Note 2: If a read of the flash memory (toggle operation) is to be performed after a write instruction is gener- ated in the xth bus write cycle, instructions must be arranged in such a way that they are generated at intervals of three or more machine cycles; machine cycles are counted from when the last xth bus write cycle is generated to when each instruction is generated. Three NOP instructions are normally used. If the interval between instructions is short, the toggle bit does not operation correctly. sLOOP1: LD A,(IX) ; (steps 8,14) CMP A,(IX) J NZ,sLOOP1 ; Loop until the read values become the same LD (FLSCR1),0x40 ; Disable the execution of command sequence (steps 9 and 15) LD (FLSCR2),0xD5 ; Reflect the FLSCR1 setting RET ; Return to flash memory ; Address conversion process (steps 6 and 12) sAddConv: LD WA,IX SWAP C AND C,0x10 SWAP W AND W,0x08 OR C,W XOR C,0x08 SHRC C OR C,0xA0 LD (FLSCR1),C ; Enable the execution of command sequence. Make the FAREA setting. LD (FLSCR2),0xD5 ; Reflect the FLSCR1 setting LD WA,IX TEST C.3 J Z,sAddConvEnd OR W,0x80 LD IX,WA sAddConvEnd: RET ; Interrupt subroutine sINTWDT: : : ; Error processing RETN sINTSWI: : : ; Error processing RETN sRAMprogEnd: NOP Example: Case in which data is read from 0xF000 in the code area and stored at 0x98 in RAM LD (FLSCR1),0xA8 ; Select AREA C1 LD (FLSCR2),0xD5 ; Reflect the FLSCR1 setting LD A,(0xF000) ; Read data from 0xF000 LD (0x98),A ; Store data at 0x98 LD (FLSCR1),0x40 ; Select AREA D0 LD (FLSCR2),0xD5 ; Reflect the FLSCR1 setting |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |