Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

TMP89FS60 Datasheet(PDF) 232 Page - Toshiba Semiconductor

Part # TMP89FS60
Description  8 Bit Microcontroller
PDF  410 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP89FS60 Datasheet(HTML) 232 Page - Toshiba Semiconductor

Back Button TMP89FS60 Datasheet HTML 228Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 229Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 230Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 231Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 232Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 233Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 234Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 235Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 236Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 232 / 410 page
background image
Page 218
16. Asynchronous Serial Interface (UART)
16.8 Transfer Baud Rate
TMP89FS60
RA001
Note 1: The overall error from the basic baud rate must be within
±3%. Even if the overall error is within ±3%, the commu-
nication may fail due to factors such as frequency errors in external controllers (for example, a personal computer)
and oscillators and the load capacity of the communication pin.
16.8.1 Transfer baud rate calculation method
16.8.1.1 Bit width adjustment using UART0CR2<RTSEL>
The bit width of transmitted/received data can be finely adjusted by changing UART0CR2<RTSEL>.
The number of RT clocks per bit can be changed in a range of 15 to 17 clocks by changing
UART0CR2<RTSEL>. The RT clock is the transfer base clock, which is the pulses obtained by counting
the clock selected at UART0CR1<BRG> the number of times of (UART0DR set value) + 1. Especially,
when UART0CR2<RTSEL> is set to "0y001" or "0y011", two types of RT clocks alternate at each bit, so
that the pseudo baud rates of RT
× 15.5 clocks and RT × 16.5 clocks can be generated. The number of RT
clocks per bit of transfer frame is shown in Figure 16-4.
For example, when fcgck is 4 [MHz], UART0CR2<RTSEL> is set to "0y000" and UART0DR is set to
"0x19", the baud rate calculated using the formula in Figure 16-4 is expressed as:
fcgck / (16
× (UART0DR + 1) = 9615 [baud]
These settings generate a baud rate close to 9600 [baud] (+0.16%).
Table 16-7 Set Values of UART0DR and UART0CR2<RTSEL> for Transfer
Baud Rates (fs=32.768 kHz, UART0CR2<RXDNC>=0y00)
Basic baud
rate
[baud]
Register
Operating frequency
32.768 kHz
300
UART0DR
0x06
RTSEL
0y011
Error
(+0.67%)
150
UART0DR
0x0D
RTSEL
0y011
Error
(+0.67%)
134
UART0DR
0x0E
RTSEL
0y001
Error
(-1.20%)
110
UART0DR
0x11
RTSEL
0y001
Error
(+0.30%)
75
UART0DR
0x1C
RTSEL
0y010
Error
(+0.44%)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com