Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ATPL00B Datasheet(PDF) 42 Page - ATMEL Corporation

Part # ATPL00B
Description  FSK Power Line Communications SoC
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATPL00B Datasheet(HTML) 42 Page - ATMEL Corporation

Back Button ATPL00B Datasheet HTML 38Page - ATMEL Corporation ATPL00B Datasheet HTML 39Page - ATMEL Corporation ATPL00B Datasheet HTML 40Page - ATMEL Corporation ATPL00B Datasheet HTML 41Page - ATMEL Corporation ATPL00B Datasheet HTML 42Page - ATMEL Corporation ATPL00B Datasheet HTML 43Page - ATMEL Corporation ATPL00B Datasheet HTML 44Page - ATMEL Corporation ATPL00B Datasheet HTML 45Page - ATMEL Corporation ATPL00B Datasheet HTML 46Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 152 page
background image
Atmel ATPL00B [datasheet]
43028A-ATPL - 9/12
42
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
B it 0
IP
--
PT2
PSPI
PS0
PT1
PX1
PT0
PX0
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
B it 0
IPH
--
PT2H
PSPIH
PS0H
PT1H
PX1H
PT0H
PX0H
-- : Reserved bit
[IPH(6),IP(6)] : PT2 defines timer 2 interrupt priority level
[IPH(5),IP(5)] : PSPI defines serial peripheral interface SPI0 interrupt priority level
[IPH(4),IP(4)] : PS0 defines serial port 0 interrupt priority level
[IPH(3),IP(3)] : PT1 defines timer 1 interrupt priority level
[IPH(2),IP(2)] : PX1 defines external interrupt 1 priority level
[IPH(1),IP(1)] : PT0 defines timer 0 interrupt priority level
[IPH(0),IP(0)] : PX0 defines external interrupt 0 priority level
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
B it 0
IP2HL
PSPI1_1
PSPI1_0
PS2_1
PS2_0
--
--
PS1_1
PS1_0
IP2HL(7:6) : PSPI1 defines serial peripheral port 1 SPI1 priority level
IP2HL(5:4) : PS2 defines serial port 2 priority level
-- : Reserved bit
IP2HL(1:0) : PS1 defines serial port 1 priority level
A low-priority interrupt can only be interrupted by a higher priority interrupt (but neither by another low-priority nor an
equal-priority interrupt).
If two interrupt requests of different priority levels are received simultaneously, the request of higher priority is served. If
interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which
request is served. Thus within each priority level there is a second priority structure determined by the polling sequence
as follows:
0.
1.
2.
3.
4.
5.
6.
7.
9.
10.
IE0
TF0
IE1
TF1
RI+TI
SPI0
TF2+EXF2
RI1+TI1
RI2+TI2
SPI1
(highest priority)
(lowest priority)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com