TMP89FS60 datasheet(173/410 Pages) TOSHIBA

173 / 410 page

Page 159

TMP89FS60

RA001

The captured value must be read from TA0DRB (and also from TA0DRA for the double-edge capture)

before the next trigger edge is detected. If the captured value is not read, it becomes undefined. TA0DRA

and TA0DRB must be read by using a 16-bit access instruction.

Setting TA0CR<TA0S> to "0" during the timer operation causes the up counter to stop counting and be

cleared to "0000H".

Note 1: After the timer is started, if the edge opposite to the selected trigger edge is detected first, no capture

is executed and no INTTA0 interrupt request occurs. In this case, the capture starts when the selected

trigger edge is detected next.

Figure 13-7 Pulse Width Measurement Mode Timing Chart

Source clock

Counter

Counter clear

Counter clear Counter clear

Timer start

Count start

After the timer is started, if the falling edge

is detected first, no interrupt occurs.

TA0DRBH, L

INTTCA interrupt request

mn-1

TA0CR<TA0S>

Timer stop

TA0MOD<TA0TED>

TA0 pin input

Single-edge capture (TA0MOD<TAMCAP>=”0”)

Source clock

Counter

Timer start

After the timer is started, if the falling edge

is detected first, no interrupt occurs.

TA0DRBH, L

INTTCA interrupt request

mn-1 mn mn+1

st-1

012

TA0DRAH, L

TA0CR<TA0S>

Timer stop

TA0MOD<TA0TED>

TA0 pin input

Double-edge capture (TA0MOD<TAMCAP>=”1”)

TMP89FS60 Datasheet(PDF) 173 Page - Toshiba Semiconductor

TMP89FS60 Datasheet(HTML) 173 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL