TMP89FS60 datasheet(262/410 Pages) TOSHIBA

262 / 410 page

Page 248

17. Synchronous Serial Interface (SIO)

17.5 Transfer Modes

TMP89FS60

RA001

Figure 17-5 8-bit Transmit Mode (External Clock and Reserved Stop)

Figure 17-6 8-bit Transmit Mode (External Clock and Forced Stop)

SO0 pin (output)

SCLK0 pin (input)

INTSIO0 interrupt request

Bit0 Bit1 Bit2 Bit3 Bit4 Bit5 Bit6 Bit7 Bit0 Bit1

Bit2 Bit3 Bit4 Bit5 Bit6 Bit7

Write to SIO0BUF

SIO0BUF

SIO0CR<SIOS>

SIO0SR<SIOF>

SIO0SR<SEF>

SIO0SR<TBFL>

Data A

Data B

Writing data A

Writing data B

Writing data C

Reserved stop

Start operation

An interrupt is generated after

transmission in case of reserved stop

Stopped while keeping

the current level in the operation

with an external clock

Returned to the H level by setting

SIOCR1<SIOM> to “00”

Bit0 Bit1 Bit2 Bit3 Bit4 Bit5 Bit6 Bit7

Data C

SIO0CR<SIOM>

SO0 pin (output)

SCLK0 pin (input)

INTSIO0 interrupt request

Bit0 Bit1 Bit2 Bit3 Bit4 Bit5 Bit6 Bit7 Bit0 Bit1 Bit2

Write to SIO0BUF

SIO0BUF

SIO0CR<SIOS>

SIO0SR<SIOF>

SIO0SR<SEF>

SIO0SR<TBFL>

Data A

Data C

Writing

data A

Writing

data B

Writing

data C

Writing

data D

Reserved stop

Start operation

Bit0 Bit1 Bit2 Bit3 Bit4 Bit5

Data C

Forced stop

Forced stop has priority

over reserved stop

If two pieces of data are written,

the latter data is effective

When the operation is restarted

after a forced stop, the last data

written to the buffer is transmitted.

Data is not held but

becomes the H level

Reserved stop

SIO0CR<SIOM>

TMP89FS60 Datasheet(PDF) 262 Page - Toshiba Semiconductor

TMP89FS60 Datasheet(HTML) 262 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL