| Electronic Components Datasheet Search |
|
FS5502 Datasheet(PDF) 29 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FS5502 Datasheet(HTML) 29 Page - NXP Semiconductors |
|
29 / 113 page ![]() NXP Semiconductors FS5502 High voltage PMIC with multiple SMPS and LDO Bit Symbol Description Full mask revision Full mask revision configured by metal connection 23 to 20 FMREV[3:0] Reset condition: POR Metal mask revision Full mask revision configured by metal connection 19 to 16 MMREV[3:0] Reset condition: POR Device ID x…x Device ID from OTP_DEVICEID[7:0] bits 15 to 8 DEVICEID[7:0] Reset condition: POR Table 34. M_DEVICEID register bit description 11 Fail-safe register mapping 11.1 Fail-safe writing registers overview bit 23 bit 22 bit 21 bit 20 bit 19 bit 18 bit 17 bit 16 Logic Register name bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 VCOREMON_OV_FS_IMPACT[1:0] VCOREMON_UV_FS_IMPACT[1:0] 0 RESERVED RESERVED RESERVED FS_I_OVUV_ SAFE_REACTION1 RESERVED RESERVED RESERVED 0 VDDIO_OV_FS_IMPACT[1:0] VDDIO_UV_FS_IMPACT[1:0] RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED FS_I_OVUV_ SAFE_REACTION2 RESERVED RESERVED RESERVED RESERVED VMON1_OV_FS_IMPACT[1:0] VMON1_UV_FS_IMPACT[1:0] FLT_ERR_CNT_LIMIT[1:0] 0 RESERVED RESERVED 0 RSTB_DUR 0 FS_I_FSSM RESERVED 0 RESERVED DIS_8s 0 0 0 0 SVS_OFFSET[4:0] 0 0 0 FS_I_SVS 0 0 0 0 0 0 0 0 VCOREMON_ OV VCOREMON_ UV VDDIO_OV VDDIO_UV RESERVED RESERVED RESERVED RESERVED FS_OVUVREG_ STATUS RESERVED RESERVED VMON1_OV VMON1_UV 0 FS_DIG_ REF_OV FS_OSC_DRIFT 0 RELEASE_FS0B[15:8] FS_RELEASE_ FS0B RELEASE_FS0B[7:0] PGOOD_DIAG PGOOD_ EVENT 0 EXT_RSTB 0 0 RSTB_EVENT RSTB_DIAG FS_SAFE_IOS RSTB_REQ 0 0 0 0 0 0 0 RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED FS_DIAG RESERVED RESERVED RESERVED RESERVED RESERVED I2C_FS_CRC I2C_FS_REQ RESERVED 0 0 0 0 0 0 RESERVED RESERVED FS_INTB_MASK RESERVED INT_INH_ VMON1_OV_UV INT_INH_ VDDIO_OV_UV INT_INH_ VCOREMON_ OV_UV RESERVED RESERVED RESERVED RESERVED 0 DBG_EXIT 0 0 OTP_ CORRUPT 0 REG_ CORRUPT 0 Fail-safe FS_STATES 0 0 0 0 0 0 0 0 Table 35. Fail-safe writing registers overview FS5502 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 4 — 27 October 2021 29 / 113 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |