Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XM014429B Datasheet(PDF) 17 Page - Xmos Ltd.

Part # XM014429B
Description  XCore xcore.ai Microcontroller IC 32-Bit 16-Core 2400MIPs 8KB (8K x 8) OTP 60-QFN (7x7)
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XMOS [Xmos Ltd.]
Direct Link  https://www.xmos.ai/
Logo XMOS - Xmos Ltd.

XM014429B Datasheet(HTML) 17 Page - Xmos Ltd.

Back Button XM014429B Datasheet HTML 13Page - Xmos Ltd. XM014429B Datasheet HTML 14Page - Xmos Ltd. XM014429B Datasheet HTML 15Page - Xmos Ltd. XM014429B Datasheet HTML 16Page - Xmos Ltd. XM014429B Datasheet HTML 17Page - Xmos Ltd. XM014429B Datasheet HTML 18Page - Xmos Ltd. XM014429B Datasheet HTML 19Page - Xmos Ltd. XM014429B Datasheet HTML 20Page - Xmos Ltd. XM014429B Datasheet HTML 21Page - Xmos Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 83 page
background image
XU6--QF6B Datasheet
Name
Frequency
Load
max ESR
Power
Rd
Cl1
, Cl2
Seiko Epson FA-8
.MDX-W
MHz
pF
6 R
-
µ
W
68 R
pF
Multicomp MCSJK-U-.---6-B-
MHz
pF
6 R
-
µ
W
68 R
pF
IQD LFXTAL8
MHz
pF
R
<
µ
W
68 R
pF
TKC M-.MAAE-T
MHz
pF
R
-
µ
W
68 R
pF
Figure
:
Example
crystals
.
Low power use
For systems that need to run in a low-power mode, the following sequence of operations
can be taken:
set the core clock divider to an appropriately high value. This will reduce performance
and power
set the PLL to a low frequency. This will reduce power consumption.
provide a clock into the XIN pin instead of using the oscillator circuit.
The power consumption of the PLL and oscillator circuits are listed in Section .6.
8
Reset logic
The device has an on-chip Power-on-Reset (POR). This keeps the chip in reset whilst the
supplies are coming up, as shown in Figure . The device assumes that the supplies
come up monotonically to reach their minimum operating voltages within the times spec-
ied in Section . . The POR resets the whole device to a dened state, including the
PLL conguration, the JTAG logic, the PHYs, and the cores. When in reset, all GPIO pins
have a pull-down enabled.
Voltage
comp.
VDD
VDDIOB18
PORST_N
RST_N
internal device reset_n
Internal
pull-up
Watchdog
internal jtag reset_n
Delay
Th(VDD)
Th(VDDIOB18)
T(POR)
Figure
:
Simplied
reset circuit
When the device comes out of reset, the boot procedure starts (Section ). The chip can
be reset externally using the RST_N pin. If required, the JTAG state machine can be reset
to its idle state by clocking TCK ve times whilst TMS is high.
If the chip needs to be reset at a later stage, this can be done from software using the
PLL control register (Appendix D. ). This soft resets everything except for the PLL logic.
It is therefore possible to reset keeping the current PLL settings.
6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com