XM014429B datasheet(3/83 Pages) XMOS

3 / 83 page

XU6--QF6B Datasheet

xCORE Multicore Microcontrollers

The xcore.ai series is a comprehensive range of

-bit multicore microcontrollers that

brings the low latency and timing determinism of the xCORE architecture to mainstream

embedded applications. Unlike conventional microcontrollers, xCORE multicore micro-

controllers execute multiple real-time tasks simultaneously and communicate between

tasks using a high speed network. Because xCORE multicore microcontrollers are com-

pletely deterministic when executing from internal memory, you can write software to

implement functions that traditionally require dedicated hardware.

X0Dxx

I/O pins

xTIME

scheduler

Hardware response ports

core

PLL

app

PLL

JTAG

X1Dxx

I/O pins

xTIME

scheduler

Hardware response ports

Internal

SRAM

OTP

ALU (FP + int)

Vector unit

Internal

SRAM

OTP

ALU (FP + int)

Vector unit

xCORE "logical" core

Figure :

XU6--

QF6B block

diagram

Key features of the XU6--QF6B include:

Tiles

: Devices consist of one or more xCORE tiles. Each tile contains between ve and

eight

-bit logical cores with highly integrated I/O and on-chip memory.

Logical cores

Each logical core can execute tasks such as computational code, DSP

code, Floating point operations, Vector operationns, control software (including logic

decisions and executing a state machine) or software that handles I/O. Section 6.

xTIME scheduler

The xTIME scheduler performs functions similar to an RTOS, in hard-

ware. It services and synchronizes events in a core, so there is no requirement for in-

terrupt handler routines. The xTIME scheduler triggers cores on events generated by

hardware resources such as the I/O pins, communication channels and timers. Once

triggered, a core runs independently and concurrently to other cores, until it pauses to

wait for more events. Section 6.

Channels and channel ends

Tasks running on logical cores communicate using chan-

nels formed between two channel ends. Data can be passed synchronously or asyn-

chronously between the channel ends assigned to the communicating tasks. Section

xCONNECT Switch and Links

Between tiles, channel communications are implemented

over a high performance network of xCONNECT Links and routed through a hardware

xCONNECT Switch. Section 6.6

XM014429B Datasheet(PDF) 3 Page - Xmos Ltd.

XM014429B Datasheet(HTML) 3 Page - Xmos Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Download

Link URL