Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XM014429B Datasheet(PDF) 63 Page - Xmos Ltd.

Part # XM014429B
Description  XCore xcore.ai Microcontroller IC 32-Bit 16-Core 2400MIPs 8KB (8K x 8) OTP 60-QFN (7x7)
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XMOS [Xmos Ltd.]
Direct Link  https://www.xmos.ai/
Logo XMOS - Xmos Ltd.

XM014429B Datasheet(HTML) 63 Page - Xmos Ltd.

Back Button XM014429B Datasheet HTML 59Page - Xmos Ltd. XM014429B Datasheet HTML 60Page - Xmos Ltd. XM014429B Datasheet HTML 61Page - Xmos Ltd. XM014429B Datasheet HTML 62Page - Xmos Ltd. XM014429B Datasheet HTML 63Page - Xmos Ltd. XM014429B Datasheet HTML 64Page - Xmos Ltd. XM014429B Datasheet HTML 65Page - Xmos Ltd. XM014429B Datasheet HTML 66Page - Xmos Ltd. XM014429B Datasheet HTML 67Page - Xmos Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 83 page
background image
XU6--QF6B Datasheet
Bits
Perm
Init
Description
Identier
:8
RW
The direction for packets whose dimension is .
DIM7_DIR
:
RW
The direction for packets whose dimension is 6.
DIM6_DIR
:
RW
The direction for packets whose dimension is .
DIM5_DIR
:6
RW
The direction for packets whose dimension is .
DIM4_DIR
:
RW
The direction for packets whose dimension is .
DIM3_DIR
:8
RW
The direction for packets whose dimension is .
DIM2_DIR
:
RW
The direction for packets whose dimension is .
DIM1_DIR
:
RW
The direction for packets whose dimension is .
DIM0_DIR
xC:
Directions -
D.
Directions 8-
DIMENSION_DIRECTION1 0x0D
This register contains eight directions, for packets with a mismatch in bits ..8 of the
node-identier. The direction in which a packet will be routed is goverened by the most
signicant mismatching bit.
Bits
Perm
Init
Description
Identier
:8
RW
The direction for packets whose dimension is F.
DIMF_DIR
:
RW
The direction for packets whose dimension is E.
DIME_DIR
:
RW
The direction for packets whose dimension is D.
DIMD_DIR
:6
RW
The direction for packets whose dimension is C.
DIMC_DIR
:
RW
The direction for packets whose dimension is B.
DIMB_DIR
:8
RW
The direction for packets whose dimension is A.
DIMA_DIR
:
RW
The direction for packets whose dimension is .
DIM9_DIR
:
RW
The direction for packets whose dimension is 8.
DIM8_DIR
xD:
Directions
8-
D.
Application clock divider
SS_APP_CLK_DIVIDER 0x0E
The clock divider and output of the secondary PLL can be set in this register
6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com