PI7C8150AND datasheet(76/111 Pages) PERICOM

76 / 111 page

PI7C8150A

2-PORT PCI-TO-PCI BRIDGE

Page 76 of 111

APRIL 2006 – Revision 1.1

P_CBE [3:0]

Command

Action

1111

Memory Write and

Invalidate

Same as Memory Read

13.2

SECONDARY INTERFACE

S_CBE[3:0]

Command

Action

0000

Interrupt

Acknowledge

Ignore

0001

Special Cycle

Do not claim. Ignore.

0010

I/O Read

Same as Primary Interface

0011

I/O Write

Same as I/O Read.

0100

Reserved

-----

0101

Reserved

-----

0110

Memory Read

Same as Primary Interface

0111

Memory Write

Same as Memory Read.

1000

Reserved

-----

1001

Reserved

-----

1010

Configuration Read

Ignore

1011

Configuration Write

I. Type 0 Configuration Write: Ignore

II. Type 1 Configuration Write (not special cycle

request):Ignore

III. Configuration Write as Special Cycle Request (device

= 1Fh, function = 7h):

1. If the target bus is the bridge’s primary bus: claim and

pass through as a Special Cycle

2. If the target bus is neither the primary bus nor is it in range

of buses defined by the bridge’s secondary and subordinate

bus registers: claim and pass through unchanged as a Type 1

Configuration Write.

3. If the target bus is not the bridge’s primary bus, but is in

range of buses defined by the bridge’s secondary and

subordinate bus registers: ignore.

1100

Memory Read

Multiple

Same as Memory Read

1101

Dual Address Cycle

Supported

1110

Memory Read Line

Same as Memory Read

1111

Memory Write and

Invalidate

Same as Memory Read

06-0057

PI7C8150AND Datasheet(PDF) 76 Page - Pericom Semiconductor Corporation

PI7C8150AND Datasheet(HTML) 76 Page - Pericom Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL