PI7C8150AND datasheet(82/111 Pages) PERICOM

82 / 111 page

PI7C8150A

2-PORT PCI-TO-PCI BRIDGE

Page 82 of 111

APRIL 2006 – Revision 1.1

Bit

Function

Type

Description

7:4

I/O Base Address

[15:12]

R/W

Defines the bottom address of the I/O address range for the bridge

to determine when to forward I/O transactions from one interface to

the other. The upper 4 bits correspond to address bits [15:12] and

are writable. The lower 12 bits corresponding to address bits [11:0]

are assumed to be 0. The upper 16 bits corresponding to address

bits [31:16] are defined in the I/O base address upper 16 bits address

Reset to 0

14.1.15

I/O LIMIT REGISTER – OFFSET 1Ch

Bit

Function

Type

Description

11:8

32-bit Indicator

R/O

Read as 01h to indicate 32-bit I/O addressing

15:12

I/O Base Address

[15:12]

R/W

Defines the top address of the I/O address range for the bridge to

determine when to forward I/O transactions from one interface to

the other. The upper 4 bits correspond to address bits [15:12] and

are writable. The lower 12 bits corresponding to address bits [11:0]

are assumed to be FFFh. The upper 16 bits corresponding to

address bits [31:16] are defined in the I/O base address upper 16 bits

address register

Reset to 0

14.1.16

SECONDARY STATUS REGISTER – OFFSET 1Ch

Bit

Function

Type

Description

20:16

Reserved

R/O

Reset to 0

66MHz Capable

R/O

Set to 1 to enable 66MHz operation on the secondary interface

Reset to 1

Reserved

R/O

Reset to 0

Fast Back-to-

Back Capable

R/O

Set to 1 to enable decoding of fast back-to-back transactions on the

secondary interface to different targets

Reset to 0

Master Data

Parity Error

Detected

R/WC

Set to 1 when S_PERR_L is asserted and bit 6 of command register

is set

Reset to 0

26:25

DEVSEL_L

timing

R/O

DEVSEL# timing (medium decoding)

00: fast DEVSEL_L decoding

01: medium DEVSEL_L decoding

10: slow DEVSEL_L decoding

11: reserved

Reset to 01

Signaled Target

Abort

R/WC

Set to 1 (by a target device) whenever a target abort cycle occurs on

its secondary interface

Reset to 0

Received Target

Abort

R/WC

Set to 1 (by a master device) whenever transactions on its secondary

interface are terminated with target abort

Reset to 0

06-0057

PI7C8150AND Datasheet(PDF) 82 Page - Pericom Semiconductor Corporation

PI7C8150AND Datasheet(HTML) 82 Page - Pericom Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL