Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ATAM862 Datasheet(PDF) 64 Page - ATMEL Corporation

Part # ATAM862
Description  Microcontroller with UHF ASK/FSK Transmitter
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATAM862 Datasheet(HTML) 64 Page - ATMEL Corporation

Back Button ATAM862 Datasheet HTML 60Page - ATMEL Corporation ATAM862 Datasheet HTML 61Page - ATMEL Corporation ATAM862 Datasheet HTML 62Page - ATMEL Corporation ATAM862 Datasheet HTML 63Page - ATMEL Corporation ATAM862 Datasheet HTML 64Page - ATMEL Corporation ATAM862 Datasheet HTML 65Page - ATMEL Corporation ATAM862 Datasheet HTML 66Page - ATMEL Corporation ATAM862 Datasheet HTML 67Page - ATMEL Corporation ATAM862 Datasheet HTML 68Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 110 page
background image
64
4554E–4BMCU–05/06
ATAM862-3
23.3.4
Timer 3 – Mode 9: Pulse-width Modulation with the Shift Register
The two compare registers are used for generating two different time intervals. The SSI internal
data output (SO) selects which compare register is used for the output pulse generation. In this
mode both compare- and compare-mode registers must be programmed for generating the two
pulse widths. It is also useful to enable the single-action mode for extreme duty cycles. Timer 2
is used as baudrate generator and for the trigger restart of Timer 3. The SSI must be supplied
with a toggle signal of Timer 2. The counter is driven by an internal or external clock source (see
“Combination Mode 7: Pulse-width Modulation (PWM)” on page 88).
Figure 23-9. Pulse-width Modulation
23.3.5
Timer 3 – Mode 10: Manchester Demodulation/Pulse-width Demodulation
For Manchester demodulation, the edge detection stage must be programmed to detect each
edge at the input. These edges are evaluated by the demodulator stage. The timer stage is used
to generate the shift clock for the SSI. The compare register 1 match event defines the correct
moment for shifting the state from the input T3I as the decoded bit into shift register - after that
the demodulator waits for the next edge to synchronize the timer by a reset for the next bit. The
compare register 2 can also be used to detect a time-out error and handle it with an interrupt
routine (see “Combination Mode 8: Manchester Demodulation/Pulse-width Demodulation” on
page 89).
Figure 23-10. Manchester Demodulation
000 0 0 00 00
000 0
Counter 3
CM31
CM32
T3O
00 0 001 234 56 7 8 9 1011121314150 12 345
TOG2
67 8
1
91112
10
14
13
0
2 3
14
15
0
0
0
1
SIR
SO
SCO
T3R
1
0111
00
1
1
0
11
BIT 0
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
Synchronize
Manchester demodulation mode
Timer 3
mode
T3EX
SI
SR-DATA
T3I
CM31=SCI
10
0
1
1
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com