Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EP1M350 Datasheet(PDF) 57 Page - Altera Corporation

Part # EP1M350
Description  Programmable Logic Device Family
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP1M350 Datasheet(HTML) 57 Page - Altera Corporation

Back Button EP1M350 Datasheet HTML 53Page - Altera Corporation EP1M350 Datasheet HTML 54Page - Altera Corporation EP1M350 Datasheet HTML 55Page - Altera Corporation EP1M350 Datasheet HTML 56Page - Altera Corporation EP1M350 Datasheet HTML 57Page - Altera Corporation EP1M350 Datasheet HTML 58Page - Altera Corporation EP1M350 Datasheet HTML 59Page - Altera Corporation EP1M350 Datasheet HTML 60Page - Altera Corporation EP1M350 Datasheet HTML 61Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 86 page
background image
Altera Corporation
57
Mercury Programmable Logic Device Family Data Sheet
13
Table 12 describes the I/O standards supported by Mercury devices.
Each regular I/O band row contains two I/O banks. The number of I/O
banks in a Mercury device depends on the number of I/O band rows. The
top I/O band contains four regular I/O banks specifically designed for
HSDI. The top I/O band banks and dedicated clock inputs support LVDS,
LVPECL, and 3.3-V PCML. 3.3-V PCML is an open-drain standard and
therefore requires external termination to 3.3 V. All other standards are
supported by all I/O banks. The top I/O banks 1, 2, 3, and 4 only support
non-HSDI I/O pins if the design does not use HSDI circuitry. If the design
uses any HSDI channel, banks 1, 2, 3, and 4 all do not support regular I/O
pins.
Additionally, the EP1M350 device includes the Flexible-LVDS feature,
providing support for up to 100 LVDS channels on all regular I/O banks.
Regular I/O banks in EP1M350 devices include dedicated LVDS input
and output buffers that do not require any external components except for
100-
Ω termination resistors on receiver channels.
Table 12. Mercury Supported I/O Standards
I/O Standard
Type
Input
Reference
Voltage (VREF)
(V)
Output
Supply
Voltage
(VCCIO) (V)
Board
Termination
Voltage
(VTT) (V)
LVTTL
Single-ended
N/A
3.3
N/A
LVCMOS
Single-ended
N/A
3.3
N/A
2.5 V
Single-ended
N/A
2.5
N/A
1.8 V
Single-ended
N/A
1.8
N/A
3.3-V PCI
Single-ended
N/A
3.3
N/A
3.3-V PCI-X
Single-ended
N/A
3.3
N/A
LVDS
Differential
N/A
3.3
N/A
LVPECL
Differential
N/A
3.3
N/A
3.3-V PCML
Differential
N/A
3.3
3.3
GTL+
Voltage referenced
1.0
N/A
1.5
HSTL class I and II
Voltage referenced
0.75
1.5
0.75
SSTL-2 class I and II
Voltage referenced
1.25
2.5
1.25
SSTL-3 class I and II
Voltage referenced
1.5
3.3
1.5
AGP
Voltage referenced
1.32
3.3
N/A
CTT
Voltage referenced
1.5
3.3
1.5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com