Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EP1M350 Datasheet(PDF) 61 Page - Altera Corporation

Part # EP1M350
Description  Programmable Logic Device Family
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP1M350 Datasheet(HTML) 61 Page - Altera Corporation

Back Button EP1M350 Datasheet HTML 57Page - Altera Corporation EP1M350 Datasheet HTML 58Page - Altera Corporation EP1M350 Datasheet HTML 59Page - Altera Corporation EP1M350 Datasheet HTML 60Page - Altera Corporation EP1M350 Datasheet HTML 61Page - Altera Corporation EP1M350 Datasheet HTML 62Page - Altera Corporation EP1M350 Datasheet HTML 63Page - Altera Corporation EP1M350 Datasheet HTML 64Page - Altera Corporation EP1M350 Datasheet HTML 65Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 86 page
background image
Altera Corporation
61
Mercury Programmable Logic Device Family Data Sheet
13
General
Purpose PLL
Mercury devices have ClockLockTM, ClockBoostTM, and advanced
ClockShiftTM features, which use up to four general-purpose PLLs
(separate from the two HSDI PLLs) to province clock management and
clock-frequency synthesis. EP1M120 devices contain two general purpose
PLLs; EP1M350 devices contain four general purpose PLLs. These PLLs
allow designers to increase performance and provide clock-frequency
synthesis. The PLL reduces the clock delay within a device. This reduction
minimizes clock-to-output and setup times while maintaining zero hold
times. The PLLs, which provide programmable multiplication, allow the
designer to distribute a low-speed clock and multiply that clock on-
device. Mercury devices include a high-speed clock tree: unlike ASICs, the
user does not have to design and optimize the clock tree. The PLLs work
in conjunction with the Mercury device’s high-speed clock to provide
significant improvements in system performance and bandwidth.
Table 15 shows the general purpose PLL features for Mercury devices.
Figure 31 shows a Mercury PLL.
Note to Table 15:
(1)
n represents the prescale divider for the PLL input. k, p, q, and v represent the different post scale dividers for the
four possible PLL outputs. m, k, p, and q are integers that range from 1 to 160. n and v are integers that can range
from 1 to 16.
Figure 31. Mercury General-Purpose PLL
Table 15. Mercury General Purpose PLL Features
Device
Number of PLLs
ClockBoost
Feature (1)
Number of External
Clock Outputs
Number of
Feedback Inputs
Advanced
ClockShift
EP1M120
2
m/(n
× k, p, q, v)
2
2
v
EP1M350
4
m/(n
× k, p, q, v)4
4
v
m
n
k
Time
Delay/Shift
Time
Delay/Shift
Time
Delay/Shift
Time
Delay/Shift
p
q
v
Phase
Comparator
Voltage-Controlled
Oscillator
inclock
fbin
clock1
clock0
clock2
clock_ext
ClockLock
Phase Shift
Circuitry



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com