Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MC68HC705P9CS Datasheet(PDF) 126 Page - Freescale Semiconductor, Inc

Part # MC68HC705P9CS
Description  Microcontrollers
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68HC705P9CS Datasheet(HTML) 126 Page - Freescale Semiconductor, Inc

Back Button MC68HC705P9CS Datasheet HTML 122Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 123Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 124Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 125Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 126Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 127Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 128Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 129Page - Freescale Semiconductor, Inc MC68HC705P9CS Datasheet HTML 130Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 160 page
background image
Serial Input/Output Port (SIOP)
Technical Data
MC68HC705P9 — Rev. 4.0
126
Serial Input/Output Port (SIOP)
MOTOROLA
Clearing SPE during a transmission aborts the transmission, resets
the bit counter, and returns the port to its normal I/O function. Reset
clears SPE.
1 = SIOP enabled
0 = SIOP disabled
MSTR — Master Mode Select
This read/write bit configures the SIOP for master mode. Setting
MSTR initializes the PB7/SCK pin as the serial clock output. Clearing
MSTR initializes the PB7/SCK pin as the serial clock input. MSTR can
be set at any time regardless of the state of SPE. Reset clears MSTR.
1 = Master mode selected
0 = Slave mode selected
10.7.2 SIOP Status Register
The read-only SIOP status register (SSR) contains two bits. One bit
indicates that a SIOP transfer is complete, and the other indicates that
an invalid access of the SIOP data register occurred while a transfer was
in progress.
SPIF — Serial Peripheral Interface Flag
This clearable, read-only bit is set automatically on the eighth rising
edge on the PB7/SCK pin and indicates that a data transmission took
place. SPIF does not inhibit further transmissions. Clear SPIF by
reading the SIOP status register while SPIF is set and then reading or
writing the SIOP data register. Reset clears SPIF.
1 = Transmission complete
0 = Transmission not complete
DCOL — Data Collision Flag
$000B
Bit 7
6
54321
Bit 0
Read:
SPIF
DCOL
000000
Write:
Reset:
00
000000
Figure 10-7. SIOP Status Register (SSR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com