| Electronic Components Datasheet Search |
|
C6416 Datasheet(PDF) 119 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
C6416 Datasheet(HTML) 119 Page - Texas Instruments |
|
119 / 134 page ![]() SMJ320C6414, SMJ320C6415, SMJ320C6416 FIXEDPOINT DIGITAL SIGNAL PROCESSORS SGUS050A − JANUARY 2004 − REVISED MARCH 2004 119 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED) timing requirements for FSR when GSYNC = 1 (see Figure 52) NO. MIN MAX UNIT 1 tsu(FRH-CKSH) Setup time, FSR high before CLKS high 4* ns 2 th(CKSH-FRH) Hold time, FSR high after CLKS high 4* ns *This parameter is not production tested. 2 1 CLKS FSR external CLKR/X (no need to resync) CLKR/X (needs resync) Figure 52. FSR Timing When GSYNC = 1 timing requirements for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0†‡ (see Figure 53) NO. MASTER SLAVE UNIT NO. MIN MAX MIN MAX UNIT 4 tsu(DRV-CKXL) Setup time, DR valid before CLKX low 12 2 − 12P ns 5 th(CKXL-DRV) Hold time, DR valid after CLKX low 4 5 + 24P ns † P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns. ‡ For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |