XM014034B datasheet(18/83 Pages) XMOS

18 / 83 page

XU6--QF6A Datasheet

When the device comes out of reset, the processor will attempt to boot within a very short

period of time. If booting from external ash, ensure that there is enough time between

before RST_N coming up for the external ash to settle.

An independent watchdog runs from the input clock pin XIN. It can be set to take the

chip into reset when the watchdog has not been updated or cleared in time. The

bit watchdog timer with a 6-bit divider provides accuracies of between input clock and

66 input clocks, and a time-out of between input clock and 68,,6 input clocks

(just over

seconds with a

MHz input crystal). The watchdog is set-up through the

watchdog registers (Appendix D.6-D. )

Boot Procedure

The xCORE Tile Tile boot procedure is illustrated in Figure . If the secure-boot bit of the

security register (which resides at pre-dened locations in OTP, see Section . ) is set,

the device boots from OTP. Otherwise it boots from external device(s) according to boot

source pin values XD, XD, and XD6 (see Figure ). The boot pins are sampled

shortly after reset with the internal weak pull-downs enabled on those pins. In typical

use, a boot mode other than QSPI Flash can be selected by using one or more pull-ups

on those pins. Care should be taken if other external devices are connected to this port

that the boot mode is selected correctly.

Primary Boot

Copy OTP contents

to RAM

Load RAM according

to boot source pins

secure boot

bit set?

yes

Start

Execute code from

base of RAM

Figure

Boot

procedure

XD6 XD

Tile

boot

Other tiles

Enabled links

QSPI ash

Channel end

None

SPI ash

Channel end

None

SPI slave

Channel end

None

SPI slave

None

Channel end

XL (w)

Figure

Boot source

pins

The boot image provided by an external device has the following format:

XM014034B Datasheet(PDF) 18 Page - Xmos Ltd.

XM014034B Datasheet(HTML) 18 Page - Xmos Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Download

Link URL