R7F100LLL3CFB datasheet(115/148 Pages) RENESAS

115 / 148 page

RL78/L23

2. Electrical Characteristics

R01DS0502EJ0110 Rev.1.10

Page 115 of 145

Oct 31, 2025

2.6

Analog Characteristics

2.6.1

A/D converter characteristics

1. Normal modes 1 and 2

Note 1.

This value does not include the quantization error (±1/2 LSB).

Note 2.

The values in the column Max. only apply in the case of a normal distribution with ±3σ variation from the mean.

Note 3.

We do not inspect the characteristics of the A/D converter before shipment. The listed values are only results of evaluation.

Note 4.

When AVREFP < VDD, the maximum values are as follows.

Note 5.

The listed values apply when the conversion resolution is set to 12 bits.

Note 6.

When the internal reference voltage or the temperature sensor output voltage is selected as the target for conversion, the

sampling time must be at least 5 µs. Accordingly, use standard mode 2 with the longer sampling time.

Note 7.

This value is indicated as a ratio (%FSR) to the full-scale value.

(TA = -40 to +105°C, 2.4 V ≤ AVREFP ≤ VDD ≤ 5.5 V, VSS = 0 V,

reference voltage (+) = AVREFP (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM (ADREFM = 1),

target pins: ANI16 to ANI26)

Item

Symbols

Conditions

Min.

Typ.

Max.

Unit

Resolution

RES

bit

Conversion clock

fAD

132

MHz

Overall errorNotes 1, 2, 3, 4, 5

AINL

4.5 V ≤ AVREFP = VDD ≤ 5.5 V

±1.8

±4.1

LSB

2.7 V ≤ AVREFP = VDD ≤ 5.5 V

±2.1

±4.2

LSB

2.4 V ≤ AVREFP = VDD ≤ 5.5 V

±2.4

±4.7

LSB

Conversion timeNotes 5, 6

tCONV

4.5 V ≤ AVREFP = VDD ≤ 5.5 V

2.0

µs

2.7 V ≤ AVREFP = VDD ≤ 5.5 V

2.0

µs

2.4 V ≤ AVREFP = VDD ≤ 5.5 V

2.0

µs

Zero-scale errorNotes 1, 2, 3, 4, 5, 7

EZS

4.5 V ≤ AVREFP = VDD ≤ 5.5 V

±0.01

±0.06

%FSR

2.7 V ≤ AVREFP = VDD ≤ 5.5 V

±0.02

±0.09

%FSR

2.4 V ≤ AVREFP = VDD ≤ 5.5 V

±0.03

±0.11

%FSR

Full-scale errorNotes 1, 2, 3, 4, 5, 7

EFS

4.5 V ≤ AVREFP = VDD ≤ 5.5 V

±0.02

±0.09

%FSR

2.7 V ≤ AVREFP = VDD ≤ 5.5 V

±0.03

±0.11

%FSR

2.4 V ≤ AVREFP = VDD ≤ 5.5 V

±0.03

±0.11

%FSR

Analog input voltage

VAIN

0AVREFP

Overall error/zero-scale error/full-scale error: Add (±0.75 LSB × (VDD voltage (V) - AVREFP voltage (V)) to the maximum

value.

Integral linearity error: Add (±0.2 LSB × (VDD voltage (V) - AVREFP voltage (V)) to the maximum value.

R7F100LLL3CFB Datasheet(PDF) 115 Page - Renesas Technology Corp

R7F100LLL3CFB Datasheet(HTML) 115 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL