TDA9983BHWSLASH8SLASHC1 datasheet(43/119 Pages) NXP

43 / 119 page

TDA9983B_1

Product data sheet

Rev. 01 — 20 May 2008

43 of 119

NXP Semiconductors

TDA9983B

150 MHz pixel rate HDMI transmitter

9.3.10 Current page address register

9.4 Scaler page register deﬁnitions

The current page address for the Scaler page is 01h.

The conﬁguration of the registers for this page is given in Table 51.

F2h

TRAIL_OFF

7 to 4

0000*

undeﬁned

3 to 0

TRAIL_OFFSET[3:0]

0010*

trailing offset: trailing offset for dwin (in

case rpt > 1)

F9h

GHOST_XADDR

7 to 1

GHOST_XADDR[6:0] W

0110

000*

ghost extended address

A0_ZERO

FDh

AIP_CLKSEL

7 to 5

000*

undeﬁned

4 to 3

SEL_AIP[1:0]

selection audio input

00*

S/PDIF

I2S-bus

for internal use

SEL_POL_CLK

select polarity clock: for internal use

1 to 0

SEL_FS[1:0]

select fs: CTS reference

00*

aclk

mclk

fs_64 (S/PDIF)

FEh

GHOST_ADDR

7 to 1

GHOST_ADDR[6:0]

1010

000*

ghost address

GHOST_DIS

Table 49.

Control registers (address F0h to F2h, F9h, FDh and FEh) bit description …continued

Legend: * = default value

Address

Bit

Symbol

Access Value

Description

Table 50.

CURPAGE_ADR register (address FFh) bit description

Legend: * = default value

Bit

Symbol

Access

Value

Description

7 to 0

CURPAGE_ADR[7:0]

00h*

current page address: selects the

current memory page

TDA9983BHW/8/C1 Datasheet(PDF) 43 Page - NXP Semiconductors

TDA9983BHW/8/C1 Datasheet(HTML) 43 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL