Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TDA9983BHW/8/C1 Datasheet(PDF) 89 Page - NXP Semiconductors

Part # TDA9983BHW/8/C1
Description  HDMI transmitter up to 150 MHz pixel rate with 3 쨈 8-bit video inputs and 4 쨈 I2S-bus with S/PDIF
PDF  119 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

TDA9983BHW/8/C1 Datasheet(HTML) 89 Page - NXP Semiconductors

Back Button TDA9983BHW/8/C1 Datasheet HTML 85Page - NXP Semiconductors TDA9983BHW/8/C1 Datasheet HTML 86Page - NXP Semiconductors TDA9983BHW/8/C1 Datasheet HTML 87Page - NXP Semiconductors TDA9983BHW/8/C1 Datasheet HTML 88Page - NXP Semiconductors TDA9983BHW/8/C1 Datasheet HTML 89Page - NXP Semiconductors TDA9983BHW/8/C1 Datasheet HTML 90Page - NXP Semiconductors TDA9983BHW/8/C1 Datasheet HTML 91Page - NXP Semiconductors TDA9983BHW/8/C1 Datasheet HTML 92Page - NXP Semiconductors TDA9983BHW/8/C1 Datasheet HTML 93Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 119 page
background image
TDA9983B_1
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 — 20 May 2008
89 of 119
NXP Semiconductors
TDA9983B
150 MHz pixel rate HDMI transmitter
3 to 2
CTL_CODE[1:0]
R/W
control code: force CTL[1:0]
00
CTL[1:0] = 00 (DVI mode)
01*
CTL[1:0] = 01 (advised to use in case of
HDMI mode)
10
CTL[1:0] = 10 (only for debugging purposes)
11
CTL[1:0] = 11 (only for debugging purposes)
1 to 0
DC_CTL[1:0]
R/W
disparity counter control
00*
video guard band initializes disparity_cnt
01
video_data_enable enables disparity_cnt
10
free-running disparity_cnt
11
undefined
Table 99.
DIP_FLAGS register (address 0Eh) bit description
Legend: * = default value
Bit
Symbol
Access
Value
Description
7
FORCE_NULL
R/W
force null
0*
no specific action
1
insert null-packets continuously
6
NULL
R/W
null
0*
no specific action
1
insert one null-packet (this bit is reset by
internal control)
5
-
R/W
-: data packet header/contents as specified by
registers 80h to 9Eh
0*
no specific action
1
insert InfoFrame in first free slot after the
keepout window
4
ACP
R/W
audio content protection: data packet
header/contents as specified by registers 60h
to 7Eh (see Table 105)
0*
no specific action
1
insert ’acp’ in first free slot after the keepout
window
3
ISRC2
R/W
international standard recording code 2:
data packet header/contents as specified by
registers 40h to 5Eh (see Table 104)
0*
no specific action
1
insert ’isrc2’ in first free slot after the keepout
window
Table 98.
ENC_CNTRL register (address 0Dh) bit description …continued
Legend: * = default value
Bit
Symbol
Access
Value
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com