Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

C5NPD0-DS Datasheet(PDF) 40 Page - Freescale Semiconductor, Inc

Part # C5NPD0-DS
Description  C-5 Network Processor Silicon Revision D0
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

C5NPD0-DS Datasheet(HTML) 40 Page - Freescale Semiconductor, Inc

Back Button C5NPD0-DS Datasheet HTML 36Page - Freescale Semiconductor, Inc C5NPD0-DS Datasheet HTML 37Page - Freescale Semiconductor, Inc C5NPD0-DS Datasheet HTML 38Page - Freescale Semiconductor, Inc C5NPD0-DS Datasheet HTML 39Page - Freescale Semiconductor, Inc C5NPD0-DS Datasheet HTML 40Page - Freescale Semiconductor, Inc C5NPD0-DS Datasheet HTML 41Page - Freescale Semiconductor, Inc C5NPD0-DS Datasheet HTML 42Page - Freescale Semiconductor, Inc C5NPD0-DS Datasheet HTML 43Page - Freescale Semiconductor, Inc C5NPD0-DS Datasheet HTML 44Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 100 page
background image
40
CHAPTER 2: SIGNAL DESCRIPTIONS
C5NP
Serial Interface Signals
The Serial interface is a bidirectional two-wire serial bus. It can use one of the following
formats:
1 An 8bit data format followed by an acknowledge bit, which supports transfers at up to
400kbps (low speed).
2 a 16bit IEEE 802.3 MDIO data format with 10bits of addressing, which supports
transfers up to 25MHz (high speed).
The signals and pins are identical for both the high and low speed protocols.
Which of the two data rates used is selected by the state of the PROM interface’s SPLD
signal that is asserted while the PROM interface is idle. When SPLD is asserted HI the low
speed serial bus protocol is selected and when SPLD is asserted LOW the MDIO protocol is
selected.
The bus only supports a single master hierarchy that can operate as either a receiver or a
transmitter. The bus also supports collision detection and arbitration, and an integrated
addressing and data-transfer protocol.
Both SIDA and SICL are bidirectional lines that are connected, through a pull-up resistor,
to a positive supply voltage. When the bus is free, both lines are HIGH. The output stages
PSTOPX
K18
1
PCI
I/O
Target transaction stop request
PDEVSELX
N18
1
PCI
I/O
Target device selected
PPERRX
M18
1
PCI
I/O
Bus parity error
PSERRX
L18
1
PCI
I/O
System error
PCLK
L15
1
PCI
I
Bus clock
PRSTX
N17
1
PCI
I
Bus reset
PREQX
L17
1
PCI
O
Initiator bus request (arbitration)
PGNTX
N19
1
PCI
I
Initiator bus grant (arbitration)
PIDSEL
O18
1
PCI
I
Initialization device select
PINTA
O16
1
PCI
O
Interrupt
TOTAL PINS
50
Table 14 PCI Signals (continued)
SIGNAL NAME
PIN #
TOTAL
TYPE
I/O
SIGNAL DESCRIPTION
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com