| Electronic Components Datasheet Search |
|
C5NPD0-DS Datasheet(PDF) 44 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
C5NPD0-DS Datasheet(HTML) 44 Page - Freescale Semiconductor, Inc |
|
44 / 100 page ![]() 44 CHAPTER 2: SIGNAL DESCRIPTIONS C5NP Fabric Processor Interface Signals The FP consists of two logical signal interfaces: a receive data interface and a transmit data interface, each with its own control and clocking signals. The interface has the following characteristics: • The interface clocks FRXCLK and FTXCLK can have a different frequency from the core C-5 NP clock frequency. The Fabric Data Processor (FDP) has synchronizing FIFOs at its interface boundary to allow for a fabric interface frequency from 10MHz to 110MHz. • The receive clock FRXCLK and the transmit clock FTXCLK must share the same frequency. The synchronization logic internal to the FP requires related clock domains on the transmit and receive interfaces. Each of the two clocks can have different phase alignment, however, because they are generated externally. Each data bus can be run at widths of 16 or 32 bits of data (FIN0 - FIN31 and FOUT0 - FOUT31) per clock. The extra data pins in each configuration remain unused. The output pins are driven to a known state, and the input pins should also be pulled to a known state. Table 17 General System Interface Signal SIGNAL NAME PIN # TOTAL TYPE I/O SIGNAL DESCRIPTION XPUHOT J19 1 LVTTL I Sample at Power On Reset determines if the XP RISC Core is held in reset. Low equals reset and High equals active. During normal operation, this is an external interrupt. TOTAL PINS 1 Table 18 Fabric Interface Signals SIGNAL NAME PIN # TOTAL TYPE I/O SIGNAL DESCRIPTION FIN0 - FIN31 W2, V1, T1, V2, U2, V3, T3, T2, W4, V4, V5, U4, T4, W6, V6, U6, T5, T6, V7, T7, X8, W8, V8, V9, U8, X9, V10, U10, X10, W10, X11, V11 32 LVTTL I Fabric Data Bus In FOUT0 - FOUT31 W28, V29, T29, V28, U28, V27, T27, T28, W26, V26, V25, U26, T26, W24, V24, U24, T25, T24, V23, T23, X22, W22, V22, V21, U22, X21, V20, U20, X20, W20, X19, V19 32 LVTTL O Fabric Data Bus Out FRXCLK W14 1 LVTTL I Receive Clock FTXCLK W16 1 LVTTL I Transmit Clock FRXCTL0 - FRXCTL6 U12, W12, V12, X12, X13, V13, X14 7 LVTTL I, O Receive Control Signals Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |