Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

C5NPD0-DS Datasheet(PDF) 74 Page - Freescale Semiconductor, Inc

Part # C5NPD0-DS
Description  C-5 Network Processor Silicon Revision D0
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

C5NPD0-DS Datasheet(HTML) 74 Page - Freescale Semiconductor, Inc

Back Button C5NPD0-DS Datasheet HTML 70Page - Freescale Semiconductor, Inc C5NPD0-DS Datasheet HTML 71Page - Freescale Semiconductor, Inc C5NPD0-DS Datasheet HTML 72Page - Freescale Semiconductor, Inc C5NPD0-DS Datasheet HTML 73Page - Freescale Semiconductor, Inc C5NPD0-DS Datasheet HTML 74Page - Freescale Semiconductor, Inc C5NPD0-DS Datasheet HTML 75Page - Freescale Semiconductor, Inc C5NPD0-DS Datasheet HTML 76Page - Freescale Semiconductor, Inc C5NPD0-DS Datasheet HTML 77Page - Freescale Semiconductor, Inc C5NPD0-DS Datasheet HTML 78Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 100 page
background image
74
CHAPTER 3: ELECTRICAL SPECIFICATIONS
C5NP
Unused clocks should be pulled to a known state (ground) through a resistor. If you are
using a clock generator, disabling the output should not cause a tristate. If it does, then
the line should be pulled down.
CP Timing Specifications
This section describes the timing for the following CP interfaces:
• DS1/DS3 Ethernet Timing Description
• 10/100 Ethernet Timing Description
• Gigabit GMII/MII Ethernet Interface Timing Description
• OC-3 Timing Description
Table 39 System Clock Timing Description
SYMBOL
PARAMETER
MIN
TYP
MAX
UNIT
COMMENT
1X CLK MODE
2X CLK MODE
1X CLK MODE
2X CLK MODE
Tsc
System Cycle Time
6.0
5.0
4.3
3.0
2.5
2.14
ns
166MHz core clock
200MHz core clock
233MHz core clock
Tsh
Sys Clk High Pulse
45
30
55
70
Duty cycle*
Tsl
Sys Clk Low Pulse
45
30
55
70
Duty cycle†
Tcc0
CCLK0 Cycle Time
647.67
ns
T1†
Tcc1
CCLK1 Cycle Time
488.28
ns
E1†
Tcc2
CCLK2 Cycle Time
29.097
ns
E3†
Tcc3
CCLK3 Cycle Time
22.353
ns
T3†
Tcc4
CCLK4 Cycle Time
20.00
ns
RMII†
Tcc5
CCLK5 Cycle Time
9.412
ns
Fibre Channel†
Tcc6
CCLK6 Cycle Time
8.00
ns
GMII†
Tcc7
CCLK7 Cycle Time
6.43
ns
OC-3†
Tcch
CCLKm High Time
40%
40%
60%
60%
% cycle pulse is high
Tccl
CCLKm Low Time
40%
40%
60%
60%
% cycle pulse is low
* Pulse duty cycle measured at crossing voltage of SCLK/SCLKX
† The frequencies specified for CCLK0 - CCLK7 allow full flexibility for the C-5 NP . Clock inputs associated with a specific protocol should be tied to ground
when that protocol is not used by the C-5 NP . It is also possible to use one or more CCLKn inputs for other frequencies; contact your C-Port
representative for more information.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com