| Electronic Components Datasheet Search |
|
TUSB7340 Datasheet(PDF) 31 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TUSB7340 Datasheet(HTML) 31 Page - Texas Instruments |
|
31 / 117 page ![]() TUSB7320, TUSB7340 www.ti.com SLLSE76M – MARCH 2011 – REVISED JULY 2015 7.5.1.24 Power Management Capabilities Register The read-only register indicates the capabilities of the TUSB73X0 related to PCI power management. PCI register offset: 42h Register type: Read-only Default value: xxx3h Table 35. PCI Register 42h Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 No. Reset x 1 1 1 1 1 1 x x x 0 0 0 0 1 1 State Table 36. Power Management Capabilities Register Description BIT FIELD NAME ACCESS DESCRIPTION PME# support. This five-bit field indicates the power states from which the 15:11 PME_SUPPORT r TUSB73X0 may assert PME#. If the AUX_DET pin is 1, this field is 11111. If the AUX_DET pin is 0, this field is 01111. This bit returns a 1 when read, indicating that the function supports the D2 10 D2_SUPPORT r device power state. This bit returns a 1 when read, indicating that the function supports the D1 9 D1_SUPPORT r device power state. 3.3 Vaux auxiliary current requirements. If the AUX_DET pin is 1, this field is 8:6 AUX_CURRENT r 010. IF the AUX_DET pin is 0, this field is 000. Device Specific Initialization. This bit returns 0 when read, indicating that the 5 DSI r TUSB73X0 does not require special initialization beyond the standard PCI configuration header before a generic class driver is able to use it. 4 RSVD r Reserved. Returns zero when read. 3 PME_CLK r PME# Clock. Power Mgmt Version. This field returns 3’b011 indicating Rev 1.2 2:0 PM_VERSION r compatibility. 7.5.1.25 Power Management Control/Status Register This register determines and changes the current power state of the TUSB73X0. PCI register offset: 44h Register type: Read/Write, Read-only Default value: 0008h Table 37. PCI Register 44h Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 No. Reset 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 State Table 38. Power Management Control/Status Register Description BIT FIELD NAME ACCESS DESCRIPTION 15 PME_STAT rc PME# Status. This bit is sticky and is only reset by a Global Reset. Data Scale. This 2-bit field returns 0’s when read because the 14:13 DATA_SCALE r TUSB73X0 does not use the Data Register. Data Select. This 4-bit field returns 0’s when read because the 12:9 DATA_SEL r TUSB73X0 does not use the Data Register. 8 PME_EN rw PME# Enable. This bit is sticky and is only reset by a Global Reset. 7:4 RSVD r Reserved. Returns zero when read. Copyright © 2011–2015, Texas Instruments Incorporated Submit Documentation Feedback 31 Product Folder Links: TUSB7320 TUSB7340 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |