TUSB7340 datasheet(64/117 Pages) TI1

64 / 117 page

TUSB7320, TUSB7340

SLLSE76M – MARCH 2011 – REVISED JULY 2015

www.ti.com

Table 119. Bit Descriptions – Uncorrectable Error Severity Register (continued)

BIT

FIELD NAME

ACCESS

DESCRIPTION

Completion Timeout Severity.

CPL_TIMEOUT_SEVR(1)

0 – Error Condition is signaled using ERR_NONFATAL

1 – Error Condition is signaled using ERR_FATAL

Flow Control Error Severity. 0 – Error Condition is signaled using

FC_ERROR_SEVR(1)

ERR_NONFATAL1 – Error Condition is signaled using ERR_FATAL

Poisoned TLP Severity.

PSN_TLP_SEVR (1)

0 – Error Condition is signaled using ERR_NONFATAL

1 – Error Condition is signaled using ERR_FATAL

11:6

RSVD

Reserved. Returns zeros when read.

RSVD

Reserved. Returns 1 when read.

Data Link Protocol Error Severity.

DLL_ERROR_SEVR(1)

0 – Error Condition is signaled using ERR_NONFATAL

1 – Error Condition is signaled using ERR_FATAL

3:0

RSVD

Reserved. Returns zeros when read.

7.5.2.7 Correctable Error Severity Register

The Correctable Error Status Register reports the status of individual errors as they occur. Software may clear

these bits only by writing a 1 to the desired location.

PCI Express Extended Register Offset: 110h

Default value: 0000 0000h

Table 120. PCI Express Extended Register 110h

Bit

No.

Reset

State

Bit

No.

Reset

State

Table 121. Bit Descriptions – Correctable Error Severity Register

BIT

FIELD NAME

ACCESS

DESCRIPTION

31:14

RSVD

Reserved. Returns zeros when read.

Advisory Non-Fatal Error Status. This bit is asserted when an Advisory

ANFES(1)

rcu

Non-Fatal Error has been reported.

Replay Timer Timeout. This bit is asserted when the replay timer expires

REPLAY_TMOUT(1)

rcu

for a pending request or completion that has not been acknowledged.

11:9

RSVD

Reserved. Returns zeros when read.

REPLAY_NUM Rollover. This bit is asserted when the replay counter

REPLAY_ROLL(1)

rcu

rolls over when a pending request or completion has not been

acknowledged.

Bad DLLP Error. This bit is asserted when an 8b/10b error was detected

BAD_DLLP(1)

rcu

by the PHY during the reception of a DLLP.

Bad TLP Error. This bit is asserted when an 8b/10b error was detected

BAD_TLP(1)

rcu

by the PHY during the reception of a TLP.

5:1

RSVD

Reserved. Returns zeros when read.

Receiver Error. This bit is asserted when an 8b/10b error is detected by

RX_ERROR(1)

rcu

the PHY at any time.

(1)

This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.

Submit Documentation Feedback

Product Folder Links: TUSB7320 TUSB7340

TUSB7340 Datasheet(PDF) 64 Page - Texas Instruments

TUSB7340 Datasheet(HTML) 64 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL