TUSB7340 datasheet(48/117 Pages) TI1

48 / 117 page

TUSB7320, TUSB7340

SLLSE76M – MARCH 2011 – REVISED JULY 2015

www.ti.com

7.5.1.53 GPIO Control Register

This register is used to control the direction of the eight GPIO pins. This register is reset by a PCI Express reset

(PERST#), a GRST#, or the internally-generated power-on reset.

PCI register offset: B4h

Default value: 0000h

Table 83. PCI Register B4h

Bit

No.

Reset

State

Table 84. GPIO Control Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

15:4

RSVD

Reserved. Returns zero when read.

GPIO 3 Data Direction. This bit selects whether GPIO3 is in input or

output mode.

GPIO3_DIR(1)

0 – Input

1 – Output

GPIO 2 Data Direction. This bit selects whether GPIO2 is in input or

output mode.

GPIO2_DIR(1)

0 – Input

1 – Output

GPIO 1 Data Direction. This bit selects whether GPIO1 is in input or

output mode.

GPIO1_DIR(1)

0 – Input

1 – Output

GPIO 0 Data Direction. This bit selects whether GPIO0 is in input or

output mode.

GPIO0_DIR(1)

0 – Input

1 – Output

(1)

This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.

Submit Documentation Feedback

Product Folder Links: TUSB7320 TUSB7340

TUSB7340 Datasheet(PDF) 48 Page - Texas Instruments

TUSB7340 Datasheet(HTML) 48 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL