TUSB7340 datasheet(47/117 Pages) TI1

47 / 117 page

TUSB7320, TUSB7340

www.ti.com

SLLSE76M – MARCH 2011 – REVISED JULY 2015

7.5.1.52 Serial Bus Control and Status Register

The Serial Bus Control and Status register is used to control the behavior of the Serial bus interface. This

reset (PERST#), a GRST#, or the internally-generated power-on reset.

PCI register offset: B3h

Default value: 00h

Table 81. PCI Register B3h

Bit No.

Reset State

Table 82. Serial Bus Control and Status Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

Protocol Select. This bit is used to select the serial bus address mode

used.

PROT_SEL(1)

0 – Slave Address and Byte Address are sent on the serial bus.

1 – Only the Slave address is sent on the serial bus.

RSVD

Reserved. Returns zero when read.

Requested Serial Bus Access Busy. This bit is set when a serial bus

cycle is in progress.

REQBUSY(1)

0 – No serial bus cycle

1 – Serial bus cycle in progress

Serial EEPROM Access Busy. This bit is set when the serial EEPROM

circuitry in the TUSB73X0 is downloading register defaults from a serial

ROMBUSY(1)

EEPROM.

0 – No EEPROM activity

1 – EEPROM download in progress

Serial EEPROM Detected. This bit is automatically set when a serial

EEPROM is detected by the TUSB73X0. The value of this bit is used to

enable the serial bus interface and to control whether or not the

EEPROM load takes place. Note that a serial EEPROM is only detected

once following a PERST# or a GRST#.

SBDETECT(1)

rwu

0 – No EEPROM present, EEPROM load process does not happen

1 – EEPROM present, EEPROM load process takes place

Note that even if a serial EERPOM is not detected following PERST# or

a GRST#, software can still set this bit to enable the serial bus interface.

In this situation, the EEPROM load process will not happen.

Serial Bus Test. This bit is used for internal test purposes. This bit

controls the clock source for the serial interface clock.

SBTEST(1)

0 – Serial bus clock at normal operating frequency ~ 100 kHz

1 – Serial bus clock frequency increased for test purposes

Serial Bus Error. This bit is set when an error occurs during a software

initiated serial bus cycle.

SB_ERR(1)

0 – No error

1 – Serial bus error

Serial EEPROM Load Error. This bit is set when an error occurs while

downloading registers from a serial EEPROM.

ROM_ERR(1)

0 – No Error

1 – EEPROM load error

(1)

This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on reset.

Submit Documentation Feedback

Product Folder Links: TUSB7320 TUSB7340

TUSB7340 Datasheet(PDF) 47 Page - Texas Instruments

TUSB7340 Datasheet(HTML) 47 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL