| Electronic Components Datasheet Search |
|
TUSB7340 Datasheet(PDF) 92 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TUSB7340 Datasheet(HTML) 92 Page - Texas Instruments |
|
92 / 117 page ![]() TUSB7320, TUSB7340 SLLSE76M – MARCH 2011 – REVISED JULY 2015 www.ti.com 7.5.3.6.8 xHCI Supported Protocol Port Register (USB 3.0) This register indicates how many USB 3.0 ports are supported and what their port numbers are. xHCI Extended Capabilities Base register offset:28h Register type: Read-Only Default value: 0000 0X0Xh Table 197. xHCI Extended Capabilities Register (xHCI Extended Capabilities Base + 28h) Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 No. Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 State Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 No. Reset 0 0 0 0 0 x x 0 0 0 0 0 0 x x 1 State Table 198. xHCI Supported Protocol Capability Register (USB 3.0) Description BIT FIELD NAME ACCESS DESCRIPTION 31:19 RSVD r Reserved. Returns zeros when read. Integrated Hub Implemented. This field is 0 to indicate that the root hub 18 IHI r to external port mapping adheres to the default mapping in the xHCI Specification. 17 HSO r High-speed Only. This field is not applicable to USB 3.0 and is 0. 16 L1C r L1 Capability. This field is not applicable to USB 3.0 and is 0. Compatible Port Count. For the TUSB7340 , this field is 04h to indicate 15:8 COMPATIBLE_PORT_CNT r that four USB 3.0 ports are supported. For the TUSB7320, this field is 02h to indicate that two USB 3.0 ports are supported. Compatible Port Offset. For the TUSB7340 , this field is 05h to indicate 7:0 COMPATIBLE_PORT_OFF r that the first USB 3.0 port is port 5. For the TUSB7320, this field is 03h to indicate that the first USB 3.0 port is port 3. 7.5.4 MSI-X Memory Mapped Register Space 7.5.4.1 The MSI-X Table and PBA in Memory Mapped Register Space The TUSB73X0 includes the MSI-X Table and PBA in memory mapped register space. These registers are accessible through the address programmed into the Base Address Register 2/3. See the PCI Express Power Management section for more information. Table 199. MSI-X Table and PBA Register Map REGISTER NAME OFFSET Entry 0 Message Address 0000h Entry 0 Message Upper Address 0004h Entry 0 Message Data 0008h Entry 0 Vector Control 000Ch Entry 1 Message Address 0010h Entry 1 Message Upper Address 0014h Entry 1 Message Data 0018h Entry 1 Vector Control 001Ch Entry 2 Message Address 0020h Entry 2 Message Upper Address 0024h Entry 2 Message Data 0028h 92 Submit Documentation Feedback Copyright © 2011–2015, Texas Instruments Incorporated Product Folder Links: TUSB7320 TUSB7340 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |