| Electronic Components Datasheet Search |
|
STM32U375CE Datasheet(PDF) 89 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32U375CE Datasheet(HTML) 89 Page - STMicroelectronics |
|
89 / 222 page ![]() Symbol Ratings Min Max Unit VIN(4) Input voltage on FT_t and FT_o pins in VBAT mode VSS - 0.3 Min (min (VBAT, VDDA, VDDUSB, VDDIO2) + 4.0, 6.0) (5)(6) V PC13 VSS - 0.3 Min (min (VDD,VSW) + 4.0, 6.0) Input voltage on any other pins VSS - 0.3 4.0 VREF+ - VDDA Allowed voltage difference for VREF+ > VDDA - 0.4 ∆VDDx Variations between different VDDx power pins of the same domain - 50.0 mV VSSx - VSS Variations between all the different ground pins(7) - 50.0 1. If HSLV = 0. 2. VDDIO1 or VDDIO2 or VSW. VDDIO1 = VDD. 3. HSLV = High-speed low-voltage mode. Refer to General-purpose I/Os (GPIO) section of RM0487. 4. VIN maximum must always be respected. Refer to Table 25 for the maximum allowed injected current values. 5. This formula has to be applied only on the power supplies related to the I/O structure described in the pin definition table. 6. To sustain a voltage higher than 4 V, the internal pull ‑up/pull‑down resistors must be disabled. 7. Including VREF- pin. Table 25. Current characteristics Symbol Ratings Max Unit ∑IVDD Total current into sum of all VDD power lines (source)(1) 150 mA ∑IVSS Total current out of sum of all VSS ground lines (sink)(1) 150 IVDD Maximum current into each VDD power pin (source)(1) 100 IVSS Maximum current out of each VSS ground pin (sink)(1) 100 IIO Output current sunk by any I/O and control pin 20 Output current sourced by any I/O and control pin 20 ∑I(PIN) Total output current sunk by sum of all I/Os and control pins(2) 120 Total output current sourced by sum of all I/Os and control pins(2) 120 IINJ(PIN)(3)(4) Injected current on FT_xx, TT_xx, RST pins -5/+0 ∑IINJ(PIN) Total injected current (sum of all I/Os and control pins)(5) ±25 1. All main power (VDD, VDDSMPS, VDDA, VDDUSB, VDDIO2, VBAT) and ground (VSS, VSSA) pins must always be connected to the external power supplies, in the permitted range. 2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins, referring to high pin count QFP packages. 3. A negative injection is induced by VIN < VSS. IINJ(PIN) must never be exceeded. Refer also to Table 24 for the minimum allowed input voltage values. 4. Positive injection (when VIN > VDDIOx) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value. 5. When several inputs are submitted to a current injection, the maximum ∑IINJ(PIN) is the absolute sum of the negative injected currents (instantaneous values). Table 26. Thermal characteristics Symbol Ratings Value Unit TSTG Storage temperature range –65 to +150 °C TJ Maximum junction temperature 110 STM32U375xx Electrical characteristics DS14861 - Rev 2 page 89/222 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |