Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32U375CE Datasheet(PDF) 37 Page - STMicroelectronics

Part # STM32U375CE
Description  Ultra-low-power Arm® Cortex®-M33 32-bit MCUTrustZone®FPU, 144 DMIPS, 1 MB flash memory, 256 KB SRAM, SMPS
PDF  222 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32U375CE Datasheet(HTML) 37 Page - STMicroelectronics

Back Button STM32U375CE Datasheet HTML 33Page - STMicroelectronics STM32U375CE Datasheet HTML 34Page - STMicroelectronics STM32U375CE Datasheet HTML 35Page - STMicroelectronics STM32U375CE Datasheet HTML 36Page - STMicroelectronics STM32U375CE Datasheet HTML 37Page - STMicroelectronics STM32U375CE Datasheet HTML 38Page - STMicroelectronics STM32U375CE Datasheet HTML 39Page - STMicroelectronics STM32U375CE Datasheet HTML 40Page - STMicroelectronics STM32U375CE Datasheet HTML 41Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 222 page
background image
Note:
The number of capacitive sensing channels is dependent on the size of the packages and subject to I/O
availability.
3.27
Random number generator (RNG)
The RNG is a true random number generator that provides full entropy outputs to the application as 32-bit
samples. It is composed of a live entropy source (analog) and an internal conditioning component.
The RNG is a NIST SP 800-90B compliant entropy source that can be used to construct a nondeterministic
random bit generator (NDRBG).
The RNG true random number generator has been precertified NIST SP800-90B. It has also been tested using
the German BSI statistical tests of AIS-31 (T0 to T8).
The RNG main features are the following:
•
The RNG delivers 32-bit true random numbers, produced by an analog entropy source conditioned by a
NIST SP800-90B approved conditioning stage.
•
It can be used as the entropy source to construct a nondeterministic random bit generator (NDRBG).
•
In the NIST configuration, it produces four 32-bit random samples every 412 AHB clock cycles if fAHB <
fthreshold (256 RNG clock cycles otherwise).
•
It embeds startup and NIST SP800-90B approved continuous health tests (repetition count and adaptive
proportion tests), associated with specific error management
•
It can be disabled to reduce power consumption, or enabled with an automatic low-power mode (default
configuration).
•
It has an AMBA® AHB slave peripheral, accessible through 32-bit word single accesses only (else an AHB
bus error is generated, and the write accesses are ignored).
3.28
HASH hardware accelerator (HASH)
The hash processor is a fully compliant implementation of the secure hash algorithm (SHA1, SHA-2 family), and
the HMAC (keyed-hash message authentication code) algorithm. HMAC is suitable for applications requiring
message authentication.
The hash processor computes FIPS (Federal Information Processing Standards) approved digests of length of
160, 224, 256 bits, for messages of any length less than 264 bits (for SHA-1, SHA-224 and SHA-256) or less than
2128 bits (for SHA-384, SHA-512).
The HASH main features are:
•
Suitable for data authentication applications, compliant with:
–
Federal Information Processing Standards Publication FIPS PUB 180-4, Secure Hash Standard
(SHA-1 and SHA-2 family)
–
Federal Information Processing Standards Publication FIPS PUB 186-4, Digital Signature Standard
(DSS)
–
Internet Engineering Task Force (IETF) Request For Comments RFC 2104, HMAC: Keyed-Hashing
for Message Authentication and Federal Information Processing Standards Publication FIPS PUB
198-1, The Keyed-Hash Message Authentication Code (HMAC)
•
Fast computation of SHA-1, SHA2-224, SHA2-256, SHA2-384, and SHA2-512
–
82 (respectively 66) clock cycles for processing one 512-bit block of data using SHA-1 (respectively
SHA-256) algorithm
–
Support for SHA-2 truncated outputs (SHA2-512/224, SHA2-512/256)
–
98 clock cycles for processing one 1024-bit block of data using either SHA2-384 or SHA2-512
algorithm
•
Corresponding 32-bit words of the digest from consecutive message blocks are added to each other to
form the digest of the whole message:
–
Automatic 32-bit words swapping to comply with the internal little-endian representation of the input
bit string
–
Supported word swapping format: bits, bytes, half-words, and 32-bit words
•
Support for HMAC mode with all supported algorithm
•
Automatic padding to complete the input bit string to fit digest minimum block size
STM32U375xx
Functional overview
DS14861 - Rev 2
page 37/222



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com