| Electronic Components Datasheet Search |
|
TMS320VC5505 Datasheet(PDF) 95 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320VC5505 Datasheet(HTML) 95 Page - Texas Instruments |
|
95 / 135 page ![]() TMS320VC5505 www.ti.com SPRS503B – JUNE 2009 – REVISED JANUARY 2010 6.13 Universal Asynchronous Receiver/Transmitter (UART) The UART performs serial-to-parallel conversions on data received from an external peripheral device and parallel-to-serial conversions on data transmitted to an external peripheral device via a serial bus. The VC5505 has one UART peripheral with the following features: • Programmable baud rates (frequency pre-scale values from 1 to 65535) • Fully programmable serial interface characteristics: – 5, 6, 7, or 8-bit characters – Even, odd, or no PARITY bit generation and detection – 1, 1.5, or 2 STOP bit generation • 16-byte depth transmitter and receiver FIFOs: – The UART can be operated with or without the FIFOs – 1, 4, 8, or 14 byte selectable receiver FIFO trigger level for autoflow control and DMA • DMA signaling capability for both received and transmitted data • CPU interrupt capability for both received and transmitted data • False START bit detection • Line break generation and detection • Internal diagnostic capabilities: – Loopback controls for communications link fault isolation – Break, parity, overrun, and framing error simulation • Programmable autoflow control using CTS and RTS signals 6.13.1 UART Peripheral Register Description(s) Table 6-24 shows the UART registers. Table 6-24. UART Registers HEX ADDRESS ACRONYM REGISTER NAME RANGE 1B00h RBR Receiver Buffer Register (read only) 1B00h THR Transmitter Holding Register (write only) 1B02h IER Interrupt Enable Register 1B04h IIR Interrupt Identification Register (read only) 1B04h FCR FIFO Control Register (write only) 1B06h LCR Line Control Register 1B08h MCR Modem Control Register 1B0Ah LSR Line Status Register 1B0Ch MSR Modem Status Register 1B0Eh SCR Scratch Register 1B10h DLL Divisor LSB Latch 1B12h DLH Divisor MSB Latch 1B18h PWREMU_MGMT Power and Emulation Management Register Copyright © 2009–2010, Texas Instruments Incorporated Peripheral Information and Electrical Specifications 95 Submit Documentation Feedback Product Folder Link(s): TMS320VC5505 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |