R5F10WMDA datasheet(96/126 Pages) RENESAS

96 / 126 page

RL78/L13

3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA =

−40 to +105°C)

R01DS0168EJ0210 Rev.2.10

Aug 12, 2016

Page 96 of 123

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

(TA =

−40 to +105°C, 2.4 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Parameter

Symbol

Conditions

HS (high-speed main) Mode

Unit

MIN.

MAX.

Transfer rate

Reception

4.0 V

≤ VDD ≤ 5.5 V,

2.7 V

≤ Vb ≤ 4.0 V

fMCK/12Note

bps

Theoretical value of the maximum transfer rate

fCLK = 24 MHz, fMCK = fCLK

2.0

Mbps

2.7 V

≤ VDD < 4.0 V,

2.3 V

≤ Vb ≤ 2.7 V

fMCK/12Note

bps

Theoretical value of the maximum transfer rate

fCLK = 24 MHz, fMCK = fCLK

2.0

Mbps

2.4 V

≤ VDD < 3.3 V,

1.6 V

≤ Vb ≤ 2.0 V

fMCK/12Note

bps

Theoretical value of the maximum transfer rate

fCLK = 24 MHz, fMCK = fCLK

2.0

Mbps

Note

Transfer rate in SNOOZE mode is 4800 bps only.

Caution

Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for

the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

For

VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remarks 1.

Vb[V]: Communication line voltage

q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3)

fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13)

R5F10WMDA Datasheet(PDF) 96 Page - Renesas Technology Corp

R5F10WMDA Datasheet(HTML) 96 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL