Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F10WMDA Datasheet(PDF) 33 Page - Renesas Technology Corp

Part # R5F10WMDA
Description  Ultra-low power consumption technology
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F10WMDA Datasheet(HTML) 33 Page - Renesas Technology Corp

Back Button R5F10WMDA Datasheet HTML 29Page - Renesas Technology Corp R5F10WMDA Datasheet HTML 30Page - Renesas Technology Corp R5F10WMDA Datasheet HTML 31Page - Renesas Technology Corp R5F10WMDA Datasheet HTML 32Page - Renesas Technology Corp R5F10WMDA Datasheet HTML 33Page - Renesas Technology Corp R5F10WMDA Datasheet HTML 34Page - Renesas Technology Corp R5F10WMDA Datasheet HTML 35Page - Renesas Technology Corp R5F10WMDA Datasheet HTML 36Page - Renesas Technology Corp R5F10WMDA Datasheet HTML 37Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 126 page
background image
RL78/L13
2. ELECTRICAL SPECIFICATIONS (TA =
−40 to +85°C)
R01DS0168EJ0210 Rev.2.10
Aug 12, 2016
Page 33 of 123
2.5 Peripheral Functions Characteristics
AC Timing Test Points
VIH/VOH
VIL/VOL
Test points
VIH/VOH
VIL/VOL
2.5.1 Serial array unit
(1) During communication at same potential (UART mode)
(TA =
−40 to +85°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = 0 V)
Parameter
Symbol
Conditions
HS (high-speed
main) Mode
LS (low-speed
main) Mode
LV (low-voltage
main) Mode
Unit
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
Transfer rateNote
1
2.4 V
≤ VDD ≤ 5.5 V
fMCK/6
fMCK/6
fMCK/6
bps
Theoretical value of the
maximum transfer rate
fMCK = fCLKNote 2
4.0
1.3
0.6
Mbps
1.8 V
≤ VDD ≤ 5.5 V
−
fMCK/6
fMCK/6
bps
Theoretical value of the
maximum transfer rate
fMCK = fCLKNote 2
−
1.3
0.6
Mbps
1.6 V
≤ VDD ≤ 5.5 V
−
−
fMCK/6
bps
Theoretical value of the
maximum transfer rate
fMCK = fCLKNote 2
−
−
0.6
Mbps
Notes 1.
Transfer rate in the SNOOZE mode is 4800 bps only.
2.
The maximum operating frequencies of the CPU/peripheral hardware clock (fCLK) are:
HS (high-speed main) mode:
24 MHz (2.7 V
≤ VDD ≤ 5.5 V)
16 MHz (2.4 V
≤ VDD ≤ 5.5 V)
LS (low-speed main) mode:
8 MHz (1.8 V
≤ VDD ≤ 5.5 V)
LV (low-voltage main) mode:
4 MHz (1.6 V
≤ VDD ≤ 5.5 V)
Caution
Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using
port input mode register g (PIMg) and port output mode register g (POMg).
UART mode connection diagram (during communication at same potential)
RL78
microcontroller
TxDq
RxDq
Rx
Tx
User device



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com