Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32U375CE Datasheet(PDF) 153 Page - STMicroelectronics

Part # STM32U375CE
Description  Ultra-low-power Arm® Cortex®-M33 32-bit MCUTrustZone®FPU, 144 DMIPS, 1 MB flash memory, 256 KB SRAM, SMPS
PDF  222 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32U375CE Datasheet(HTML) 153 Page - STMicroelectronics

Back Button STM32U375CE Datasheet HTML 149Page - STMicroelectronics STM32U375CE Datasheet HTML 150Page - STMicroelectronics STM32U375CE Datasheet HTML 151Page - STMicroelectronics STM32U375CE Datasheet HTML 152Page - STMicroelectronics STM32U375CE Datasheet HTML 153Page - STMicroelectronics STM32U375CE Datasheet HTML 154Page - STMicroelectronics STM32U375CE Datasheet HTML 155Page - STMicroelectronics STM32U375CE Datasheet HTML 156Page - STMicroelectronics STM32U375CE Datasheet HTML 157Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 153 / 222 page
background image
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
IDDA(DAC) DAC consumption from VDDA
DAC output buffer ON
No load, middle code
(0x800)
-
330
510
µA
No load, worst code
(0xF1C)
-
470
680
DAC output buffer OFF
No load, middle/worst
code (0x800)
-
-
0.3
Sample and hold mode, CSH = 100 nF
-
330 ×
TON(3)
/(TON +
TOFF)
680 ×
TON
/(TON +
TOFF)
(3)
IDDV(DAC) DAC consumption from VREF+
DAC output buffer ON
No load, middle code
(0x800)
-
170
240
No load, worst code
(0x0E4)
-
300
400
DAC output buffer OFF
No load, middle/worst
code (0x800)
-
145
180
Sample and hold mode, buffer ON, CSH = 100 nF
(worst code)
-
170 ×
TON
/(TON +
TOFF)
(3)
400 ×
TON
/(TON +
TOFF)
(3)
Sample and hold mode, buffer OFF, CSH = 100 nF
(worst code)
-
145 ×
TON
/(TON +
TOFF)
(3)
180 ×
TON
/(TON +
TOFF)
(3)
1. In buffered mode, the output can overshoot above the final value for low input code (starting from the minimum value).
2. Refer to Table 86. I/O static characteristics.
3. TON is the refresh phase duration. TOFF is the hold phase duration (see the product reference manual for more details).
Figure 41. 12-bit buffered/non-buffered DAC
12-bit
digital-to-analog
converter
Buffered/non-buffered DAC
DAC_OUTx
RLOAD
CLOAD
Buffer(1)
(1) The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads
directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in
the DAC_CR register.
STM32U375xx
Electrical characteristics
DS14861 - Rev 2
page 153/222



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com