Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

301020013 Datasheet(PDF) 16 Page - ams-OSRAM AG

Part # 301020013
Description  Dragster Line scan sensor
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSOSRAM [ams-OSRAM AG]
Direct Link  https://ams-osram.com/
Logo AMSOSRAM - ams-OSRAM AG

301020013 Datasheet(HTML) 16 Page - ams-OSRAM AG

Back Button 301020013 Datasheet HTML 12Page - ams-OSRAM AG 301020013 Datasheet HTML 13Page - ams-OSRAM AG 301020013 Datasheet HTML 14Page - ams-OSRAM AG 301020013 Datasheet HTML 15Page - ams-OSRAM AG 301020013 Datasheet HTML 16Page - ams-OSRAM AG 301020013 Datasheet HTML 17Page - ams-OSRAM AG 301020013 Datasheet HTML 18Page - ams-OSRAM AG 301020013 Datasheet HTML 19Page - ams-OSRAM AG 301020013 Datasheet HTML 20Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 109 page
background image
Dragster
Electrical characteristics
Datasheet • PUBLIC • Document Feedback
DS000444 • v5-00 • 2025-Aug-29
16 / 109
/
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Characteristics for CMOS-LVTTL inputs
VIL
Low level input voltage
-0.3
0
0.4
V
VIH
High level input
Voltage
0.8 x VDDIO
VDDIO
VDDIO+0.3
V
IIL
Low level input
leakage
VI = 0
±1
µA
IIH
High level input
leakage
VI = VDDIO
±1
µA
Tslew, rising
Input slew rate of rising
edge
2.5
ns
Tslew, falling
Input slew rate of
falling edge
2.5
ns
TSetup, Data In
Setup time for digital
input signals relative to
rising edge of MCLK
@ MCLK pin
3
ns
THold, Data In
Hold time for digital
input signals relative to
rising edge of MCLK
@ MCLK pin
3
ns
TSetup, Control
Signals
Setup time for control
signals relative to
rising edge of MCLK
1
ns
THold, Control
Signals
Hold time for control
signals relative to
rising edge of MCLK
6
ns
TSetup, MOSI
Setup time for MOSI
input signals relative to
rising edge of SCLK
3
ns
THold, MOSI
Hold time for MOSI
input signals relative to
rising edge of SCLK
5
ns
Power consumption(5)
PTotal
Power consumption per
2K segment
500
mW
IVDDA
Current to analogue
devices per 2K segment
70
mA
IVDDD
Current to Digital devices
per 2K segment
35
mA
IVDDIO
Current for IO per 2K
segment
40
mA
(1) VDDIO < 3.0 V is not recommended for pixel clock speeds above 40 MHz and may not meet the slew rate specifications in all
cases. As LCC Ceramic package has, VDDD/VDDIO/VDDESD wired internally, this situation is not applicable.
(2) The input clock frequency can be lower than 1 MHz. However, the ADC conversion accuracy might be reduced.
(3) The ADC can be clocked with up to 100MHz for faster conversion when using clock reduction for readout.
(4) The output swing on signal pixel clock, if enabled, may be smaller at pixel clock rates above 60 MHz.
(5) Typical values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com