HC705E5GRSSLASHD datasheet(62/148 Pages) NXP

62 / 148 page

Phase-Locked Loop (PLL) Synthesis

General Release Specification

MC68HC705E5 — Rev. 1.0

Phase-Locked Loop (PLL) Synthesis

Figure 9-1. PLL Circuit

To change PLL frequencies, follow the procedure outlined here:

1. Clear BCS to enable the low-frequency bus rate.

2. Clear PLLON to disable the PLL and select high bandwidth.

3. Select the speed using PS1 and PS0.

4. Set PLLON to enable the PLL.

5. Wait a time of 90% tPLLS for the PLL frequency to stabilize and

select manual low bandwidth, wait another 10% tPLLS.

6. Set BCS to switch to the high-frequency bus rate

The user cannot switch among the high speeds with the BCS bit set.

Following the procedure above will prevent possible bursts of

high-frequency operation during the re-configuration of the PLL.

Whenever the PLL is first enabled, the wide bandwidth mode should be

used. This enables the PLL frequency to ramp up quickly. When the

output frequency is near the desired frequency, the filter is switched to

the narrow bandwidth mode to make the final frequency more stable.

LOOP FILTER

VCO

PHASE

PCOMP

PLLOUT

FREQUENCY

DIVIDER

OSC1

XFC

CRYSTAL

OSCILLATOR

PS1

PS0

TO CLOCK

DETECT

GENERATION

CIRCUITRY

CLOCK

SELECT

BCS

0.1

µF

0.1

µF

VDDSYN

tREF

tFB

÷ 2

OSC1

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705E5GRS/D Datasheet(PDF) 62 Page - NXP Semiconductors

HC705E5GRS/D Datasheet(HTML) 62 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL