| Electronic Components Datasheet Search |
|
HC705E5GRS/D Datasheet(PDF) 93 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC705E5GRS/D Datasheet(HTML) 93 Page - NXP Semiconductors |
|
93 / 148 page ![]() Motorola Bus (M Bus) Interface Operation During Wait Mode MC68HC705E5 — Rev. 1.0 General Release Specification Motorola Bus (M Bus) Interface MAL = 1 and MSTA = 0. If one master attempts to start transmission while the bus is being engaged by another master: 1. The hardware will inhibit the transmission. 2. The MSTA bit will switch from one to zero without generating a stop condition. 3. Interrupt to CPU will be generated. 4. MAL will be set to indicate that the attempt to engage the bus has failed. In consideration of these cases, the slave service routine should test the MAL first, and software should clear the MAL bit if it is set. 11.9 Operation During Wait Mode During wait mode the M-bus block is idle. If in slave mode, the M-bus block will wake up on receiving a valid start condition. If the interrupt is enabled, the CPU will come out of wait mode after the end of a byte transmission. 11.10 Operation During Stop Mode In stop mode, the whole block is disabled. Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |