| Electronic Components Datasheet Search |
|
EP4CE40 Datasheet(PDF) 49 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
EP4CE40 Datasheet(HTML) 49 Page - Altera Corporation |
|
49 / 488 page ![]() Chapter 3: Memory Blocks in Cyclone IV Devices 3–13 Memory Modes November 2011 Altera Corporation Cyclone IV Device Handbook, Volume 1 Figure 3–12 shows the Cyclone IV devices M9K memory block in shift register mode. ROM Mode Cyclone IV devices M9K memory blocks support ROM mode. A .mif initializes the ROM contents of these blocks. The address lines of the ROM are registered. The outputs can be registered or unregistered. The ROM read operation is identical to the read operation in the single-port RAM configuration. FIFO Buffer Mode Cyclone IV devices M9K memory blocks support single-clock or dual-clock FIFO buffers. Dual clock FIFO buffers are useful when transferring data from one clock domain to another clock domain. Cyclone IV devices M9K memory blocks do not support simultaneous read and write from an empty FIFO buffer. f For more information about FIFO buffers, refer to the Single- and Dual-Clock FIFO Megafunction User Guide. Figure 3–12. Cyclone IV Devices Shift Register Mode Configuration W w × m × n Shift Register m-Bit Shift Register m-Bit Shift Register m-Bit Shift Register m-Bit Shift Register W W W W W W W n Number of Taps |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |