EP4CE40 datasheet(55/488 Pages) ALTERA

55 / 488 page

CYIV-51004-1.1

are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its

semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and

services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service

described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying

on any published information and before placing orders for products or services.

Cyclone IV Device Handbook,

Volume 1

February 2010

Feedback Subscribe

ISO

9001:2008

Registered

4. Embedded Multipliers in

Cyclone IV Devices

Cyclone® IV devices include a combination of on-chip resources and external

interfaces that help increase performance, reduce system cost, and lower the power

consumption of digital signal processing (DSP) systems. Cyclone IV devices, either

alone or as DSP device co-processors, are used to improve price-to-performance ratios

of DSP systems. Particular focus is placed on optimizing Cyclone IV devices for

applications that benefit from an abundance of parallel processing resources, which

include video and image processing, intermediate frequency (IF) modems used in

wireless communications systems, and multi-channel communications and video

systems.

This chapter contains the following sections:

■

“Embedded Multiplier Block Overview” on page 4–1

■

“Architecture” on page 4–2

■

“Operational Modes” on page 4–4

Embedded Multiplier Block Overview

Figure 4–1 shows one of the embedded multiplier columns with the surrounding logic

array blocks (LABs). The embedded multiplier is configured as either one 18 × 18

multiplier or two 9 × 9 multipliers. For multiplications greater than 18 × 18, the

Quartus® II software cascades multiple embedded multiplier blocks together. There

are no restrictions on the data width of the multiplier, but the greater the data width,

the slower the multiplication process.

Figure 4–1. Embedded Multipliers Arranged in Columns with Adjacent LABs

Embedded

Multiplier

Embedded

Multiplier

Column

1 LAB

Row

February 2010

CYIV-51004-1.1

EP4CE40 Datasheet(PDF) 55 Page - Altera Corporation

EP4CE40 Datasheet(HTML) 55 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL