Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EP4CE40 Datasheet(PDF) 75 Page - Altera Corporation

Part # EP4CE40
Description  Cyclone IV Device Handbook, Volume 1
PDF  488 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP4CE40 Datasheet(HTML) 75 Page - Altera Corporation

Back Button EP4CE40 Datasheet HTML 71Page - Altera Corporation EP4CE40 Datasheet HTML 72Page - Altera Corporation EP4CE40 Datasheet HTML 73Page - Altera Corporation EP4CE40 Datasheet HTML 74Page - Altera Corporation EP4CE40 Datasheet HTML 75Page - Altera Corporation EP4CE40 Datasheet HTML 76Page - Altera Corporation EP4CE40 Datasheet HTML 77Page - Altera Corporation EP4CE40 Datasheet HTML 78Page - Altera Corporation EP4CE40 Datasheet HTML 79Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 488 page
background image
Chapter 5: Clock Networks and PLLs in Cyclone IV Devices
5–13
Clock Networks
October 2012
Altera Corporation
Cyclone IV Device Handbook,
Volume 1
Figure 5–3. Clock Networks and Clock Control Block Locations in EP4CGX30, EP4CGX50, EP4CGX75, EP4CGX110, and
EP4CGX150 Devices (1), (2)
Notes to Figure 5–3:
(1) The clock networks and clock control block locations in this figure apply to only the EP4CGX30 device in F484 package and all EP4CGX50,
EP4CGX75, EP4CGX110, and EP4CGX150 devices.
(2) PLL_1, PLL_2, PLL_3, and PLL_4 are general purpose PLLs while PLL_5, PLL_6, PLL_7, and PLL_8 are multipurpose PLLs.
(3) There are 6 clock control blocks on the top, right and bottom sides of the device and 12 clock control blocks on the left side of the device.
(4) REFCLK[0,1]p/n and REFCLK[4,5]p/n can only drive the general purpose PLLs and multipurpose PLLs on the left side of the device. These
clock pins do not have access to the clock control blocks and GCLK networks. The REFCLK[4,5]p/n pins are not available in devices in F484
package.
(5) Not available for EP4CGX30, EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 devices in F484 package.
(6) Dedicated clock pins can feed into this PLL. However, these paths are not fully compensated.
PLL_1
PLL_3
PLL_4
PLL_2
30
30
30
30
4
4
4
4
4
4
33
33
3
3
4
5
4
4
5
5
4
5
5
5
DPCLK[17..15]
DPCLK[14..12]
CLKIO[11..8]
GCLK[29..0]
GCLK[29..0]
DPCLK[11..9]
CLKIO[7..4]
DPCLK[8..6]
DPCLK[2..0]
CLKIO[15..12]
REFCLK[0,1]p/n (4)
REFCLK[4,5]p/n (4)
DPCLK[5..3]
Clock
Control
Block (3)
Clock
Control
Block (3)
Clock
Control
Block (3)
Clock
Control
Block (3)
Clock
Control
Block (3)
3
3
2
2
4
4
5
4
5
HSSI
HSSI
PLL_8
(5)
PLL_5
PLL_7
(5)
PLL_6
(6)
(6)
(6)
(6)
(6)
(6)
(6)
(6)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com