EP4CE40 datasheet(45/488 Pages) ALTERA

45 / 488 page

Chapter 3: Memory Blocks in Cyclone IV Devices

3–9

Memory Modes

November 2011

Altera Corporation

Cyclone IV Device Handbook,

Volume 1

Figure 3–7 shows a timing waveform for read and write operations in single-port

mode with unregistered outputs. Registering the outputs of the RAM simply delays

the q output by one clock cycle.

Simple Dual-Port Mode

Simple dual-port mode supports simultaneous read and write operations to different

locations. Figure 3–8 shows the simple dual-port memory configuration.

Cyclone IV devices M9K memory blocks support mixed-width configurations,

allowing different read and write port widths. Table 3–3 lists mixed-width

configurations.

Figure 3–7. Cyclone IV Devices Single-Port Mode Timing Waveform

clk_a

wren_a

address_a

data_a

rden_a

q_a (old data)

a0(old data)

a1(old data)

q_a (new data)

Figure 3–8. Cyclone IV Devices Simple Dual-Port Memory

(1)

Note to Figure 3–8:

(1) Simple dual-port RAM supports input or output clock mode in addition to the read or write clock mode shown.

data[]

wraddress[]

wren

byteena[]

wr_addressstall

wrclock

wrclocken

aclr

rdaddress[]

rden

q[]

rd_addressstall

rdclock

rdclocken

Table 3–3. Cyclone IV Devices M9K Block Mixed-Width Configurations (Simple Dual-Port Mode) (Part 1 of 2)

Read Port

Write Port

8192

× 1

4096

× 2

2048

× 4

1024

× 8

512

× 16

256

× 32

1024

× 9

512

× 18

256

× 36

8192 × 1

—

4096 × 2

—

2048 × 4

—

1024 × 8

—

EP4CE40 Datasheet(PDF) 45 Page - Altera Corporation

EP4CE40 Datasheet(HTML) 45 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL