EP4CE40 datasheet(17/488 Pages) ALTERA

17 / 488 page

Chapter 1: Cyclone IV FPGA Device Family Overview

1–3

Device Resources

April 2014

Altera Corporation

Cyclone IV Device Handbook,

Volume 1

■

Up to 532 user I/Os

■

LVDS interfaces up to 840 Mbps transmitter (Tx), 875 Mbps Rx

■

Support for DDR2 SDRAM interfaces up to 200 MHz

■

Support for QDRII SRAM and DDR SDRAM up to 167 MHz

■

Up to eight phase-locked loops (PLLs) per device

■

Offered in commercial and industrial temperature grades

Device Resources

Table 1–1 lists Cyclone IV E device resources.

Table 1–1. Resources for the Cyclone IV E Device Family

Resources

Logic elements (LEs)

6,272

10,320

15,408

22,320

28,848

39,600

55,856

75,408

114,480

Embedded memory

(Kbits)

270

414

504

594

1,134

2,340

2,745

3,888

Embedded 18 × 18

multipliers

116

154

200

266

General-purpose PLLs

Global Clock Networks

User I/O Banks

Maximum user I/O (1)

179

343

153

532

374

426

528

Note to Table 1–1:

(1) The user I/Os count from pin-out files includes all general purpose I/O, dedicated clock pins, and dual purpose configuration pins. Transceiver

pins and dedicated configuration pins are not included in the pin count.

EP4CE40 Datasheet(PDF) 17 Page - Altera Corporation

EP4CE40 Datasheet(HTML) 17 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL