Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EP4CE40 Datasheet(PDF) 95 Page - Altera Corporation

Part # EP4CE40
Description  Cyclone IV Device Handbook, Volume 1
PDF  488 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP4CE40 Datasheet(HTML) 95 Page - Altera Corporation

Back Button EP4CE40 Datasheet HTML 91Page - Altera Corporation EP4CE40 Datasheet HTML 92Page - Altera Corporation EP4CE40 Datasheet HTML 93Page - Altera Corporation EP4CE40 Datasheet HTML 94Page - Altera Corporation EP4CE40 Datasheet HTML 95Page - Altera Corporation EP4CE40 Datasheet HTML 96Page - Altera Corporation EP4CE40 Datasheet HTML 97Page - Altera Corporation EP4CE40 Datasheet HTML 98Page - Altera Corporation EP4CE40 Datasheet HTML 99Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 488 page
background image
Chapter 5: Clock Networks and PLLs in Cyclone IV Devices
5–33
PLL Cascading
October 2012
Altera Corporation
Cyclone IV Device Handbook,
Volume 1
Figure 5–21 shows an example of phase shift insertion using fine resolution through
VCO phase taps method. The eight phases from the VCO are shown and labeled for
reference. In this example, CLK0 is based on 0° phase from the VCO and has the C
value for the counter set to one. The CLK1 signal is divided by four, two VCO clocks
for high time and two VCO clocks for low time. CLK1 is based on the 135° phase tap
from the VCO and has the C value for the counter set to one. The CLK1 signal is also
divided by four. In this case, the two clocks are offset by 3
Φ
fine. CLK2 is based on the
0° phase from the VCO but has the C value for the counter set to three. This creates a
delay of two
Φ
coarse (two complete VCO periods).
You can use the coarse and fine phase shifts to implement clock delays in
Cyclone IV devices.
Cyclone IV devices support dynamic phase shifting of VCO phase taps only. The
phase shift is configurable for any number of times. Each phase shift takes about one
scanclk
cycle, allowing you to implement large phase shifts quickly.
PLL Cascading
Cyclone IV devices allow cascading between general purpose PLLs and multipurpose
PLLs in normal or direct mode through the GCLK network. If your design cascades
PLLs, the source (upstream) PLL must have a low-bandwidth setting, while the
destination (downstream) PLL must have a high-bandwidth setting.
1 PLL_6 and PLL7 have upstream cascading capability only.
1 PLL cascading is not supported when used in transceiver applications.
Figure 5–21. Delay Insertion Using VCO Phase Output and Counter Delay Time
td0-1
td0-2
1/8 tVCO
tVCO
0
90
135
180
225
270
315
CLK0
CLK1
CLK2
45



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com