Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

R5F10WMDA Datasheet(PDF) 104 Page - Renesas Technology Corp

Part # R5F10WMDA
Description  Ultra-low power consumption technology
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F10WMDA Datasheet(HTML) 104 Page - Renesas Technology Corp

Back Button R5F10WMDA Datasheet HTML 100Page - Renesas Technology Corp R5F10WMDA Datasheet HTML 101Page - Renesas Technology Corp R5F10WMDA Datasheet HTML 102Page - Renesas Technology Corp R5F10WMDA Datasheet HTML 103Page - Renesas Technology Corp R5F10WMDA Datasheet HTML 104Page - Renesas Technology Corp R5F10WMDA Datasheet HTML 105Page - Renesas Technology Corp R5F10WMDA Datasheet HTML 106Page - Renesas Technology Corp R5F10WMDA Datasheet HTML 107Page - Renesas Technology Corp R5F10WMDA Datasheet HTML 108Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 126 page
background image
RL78/L13
3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA =
−40 to +105°C)
R01DS0168EJ0210 Rev.2.10
Aug 12, 2016
Page 104 of 123
CSI mode connection diagram (during communication at different potential)
RL78
microcontroller
SCKp
SOp
SCK
SI
User device
SIp
SO
Vb
Rb
<Slave>
Notes 1.
Transfer rate in SNOOZE mode: MAX. 1 Mbps
2.
When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes “to SCKp
↓”
when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
3.
When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes “from SCKp
↓”
when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
4.
When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes
“from SCKp
↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
Caution
Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance)
mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g
(POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com